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a b s t r a c t
Many Distributed Real-Time Systems (DRTSs), such as integrated modular avionics
systems and distributed control systems in motor vehicles, are made up of a collection
of components communicating asynchronously among themselves and with their
environment that must change their state and respond to environment inputs within hard
real-time bounds. Such systems are often safety-critical and need to be certified; but their
certification is currently hard due to their distributed nature. The Physically Asynchronous
Logically Synchronous (PALS) architectural pattern can greatly reduce the design and
verification complexities of achieving virtual synchrony in a DRTS. This work presents a
formal specification of PALS as a formal model transformation that maps a synchronous
design, together with a set of performance bounds of the underlying infrastructure, to a
formal DRTS specification that is semantically equivalent to the synchronous design. This
semantic equivalence is proved, showing that the formal verification of temporal logic
properties of the DRTS in CTL∗ can be reduced to their verification on the much simpler
synchronous design. An avionics system case study is used to illustrate the usefulness of
PALS for formal verification purposes.
© 2012 Elsevier B.V. All rights reserved.
1. Introduction
Many Distributed Real-Time Systems (DRTSs), such as integrated modular avionics systems and distributed control
systems in motor vehicles, are made up of a collection of components communicating asynchronously among themselves
and with their environment that must change their state and respond to environment inputs within hard real-time bounds.
Because of physical and fault tolerance requirements, such systems are asynchronous, with each component having its own
local clock. Yet, overall system behavior must ensure virtual synchrony, in the sense that each cycle of interaction of each
system component with the environment and with the other components should result in a proper state change and proper
outputs being produced at each component within hard real-time bounds. That is, the system, although asynchronous, must
behave as if it were synchronous, not in some fictional logical time, but in actual physical time.
The design, verification, and implementation of such systems is a challenging and error-prone task for several reasons.
The main danger is for a DRTS of this nature to enter an inconsistent state due to race conditions, network delays, and clock
skews in the asynchronous communication between components that can easily fool one component intomistakenly acting
on inputs from the wrong cycle, or sending its outputs to other components at the wrong time; that is, the intrinsically
asynchronous nature of the systemmakes it hard to ensure its virtual synchrony. Furthermore, since such a system is often
safety-critical, itmust undergo a stringent certification process that requires full coverage of the verification of its design and
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the validation of its implementation. Such a certification effort can be very demanding and time consuming because: (i) the
state space explosion caused by the system’s concurrency can easily make it unfeasible to apply automatic model checking
techniques to verify that its design satisfies the required safety properties; and (ii) proper testing of an implementation is
particularly challenging, due to the serious difficulty of testing many different interleavings that might reveal unforeseen
errors and the insidious no fault found problem, where an error observed only oncemay be extremely hard to reproduce and
therefore to diagnose by subsequent testing.
A useful way to meet engineering challenges such as the one described above is to amortize the use of formal methods
not on an individual design, but on a generic family of system designs by means of a formal architectural pattern, that is,
a generic formal specification of an engineering solution to a generic design problem that: (i) is shown to be correct
by construction; (ii) comes with strong formal guarantees; and (iii) greatly reduces system complexity, making system
verification and correct system implementation orders of magnitude simpler than if the pattern were not used. In this
paper we present a formal specification and a proof of correctness for one such pattern, namely the Physically Asynchronous
Logically Synchronous1 (PALS) architectural pattern, which we have developed in collaboration with colleagues at Rockwell-
Collins and UIUC (see [22,2,33]). This pattern provides a generic engineering solution to the problem of designing a DRTS
that must be virtually synchronous in spite of its asynchronous nature.
1.1. The PALS formal model in a nutshell
The key idea of PALS is to drastically reduce the effort of designing, verifying, and implementing a DRTS of this kind by
reducing its design and verification to that of its much simpler synchronous version. This is achieved by assuming that the DRTS
can rely on an underlying Asynchronous Bounded Delay (ABD) Network infrastructure, so that a bound can be given for
the delay of any message transmission from any process to any other process.2 Similarly, it is assumed that the clock skew
between the different local clocks of the DRTS is bounded. The PALS pattern can then be formalized as amodel transformation
which sends a synchronous system design to its correct-by-construction asynchronous design. Specifically, PALS is a formal
model transformation of the form:
(E,Γ ) → A(E,Γ )
where:
(1) E is a synchronous system, which is formally defined as an ensemble of state machines connected together by a wiring
diagram.
(2) Γ specifies the following performance bounds: (i) the clock skew of the local asynchronous clocks for each state machine
is strictly smaller than ϵ; (ii) the minimum and maximum duration times 0 ≤ αmin ≤ αmax for any machine to
consume inputs, make a transition, and produce outputs; and (iii) the minimum and maximum message transmission
delays 0 ≤ µmin ≤ µmax for communication between any two processes in the ABD network.
A(E,Γ ) then denotes the corresponding asynchronous design guaranteed to behave like E in a virtually synchronous way
under the assumption that the performance boundsΓ aremet by the underlying infrastructure. Aswe further discuss below,
a key advantage of PALS for formal verification purposes is that the, typically unfeasible, model checking verification of
formal requirements forA(E,Γ ) can be reduced to the much simpler verification of such requirements for E .
Main Contributions. This work complements other research on PALS such as [22,2,33] by providing both a formal
specification of the PALS architecture and a detailed proof of its correctness that justifies why a formal verification of the
synchronous design also verifies its PALS asynchronous version. Specifically, it presents the following contributions:
(1) A formalmodel in rewriting logic [17] of the PALS transformation, expressed in theReal-TimeMaude formal specification
language [25], including precise requirements about the allowable synchronous designs to which PALS can be applied
and about the real-time bounds assumed for the network and clock synchronization infrastructures.
(2) A precise derivation of the period of the asynchronous PALS design based on the formal model, as well as a proof of
its optimality, showing that it is the shortest period possible under the given assumptions about the asynchronous
implementation, message format, and network and clock synchronization infrastructures.
(3) A bisimulation theorem, showing that the original synchronous design and the so-called stable states of the corresponding
PALS asynchronous design constitute bisimilar systems, and a further generalization of such a theorem to a semantic
equivalence result between all ofA(E,Γ ) and E .
(4) A mathematical justification of a method that reduces the formal verification of temporal logic properties in CTL∗ of an
asynchronous PALS design – typically unfeasible due to state space explosion – to the model checking verification of its
much simpler synchronous counterpart.
(5) An avionics case study illustrating the usefulness of the PALS pattern for formal verification purposes.
1 An alternative acronym would be PAVS, for Physically Asynchronous Virtually Synchronous pattern, to emphasize that the pattern guarantees
synchronous behavior not in some fictional logical time but in actual physical time; however we will stick with the PALS acronym as used in [22,2,33].
2 See [7,35] for the ABD theoreticalmodel, and [30] for a detailed discussion of several commercial network architectures used in avionics and automotive
systems that support the ABD model.
J. Meseguer, P.C. Ölveczky / Theoretical Computer Science 451 (2012) 1–37 3
The rest of this paper is organized as follows. Section 2 gives a brief summary about Kripke structures and temporal
logic, and Section 3 summarizes the basic ideas about rewriting logic and Real-Time Maude needed to define our formal
model of PALS. In Section 4 we give a formal definition of the synchronous models that are legal input designs for the PALS
transformation, including precise formal definitions of typedmachines, ensembles of such typedmachines, and synchronous
composition. In Section 5wedefine in detail the assumptions about clock drift, network delays, andmachine execution times
that, together with the given synchronous ensemble, are the inputs to the PALS transformation. We then give a precise
time-line analysis of the period that must be chosen, based on these parameters, for the PALS asynchronous system to
achieve logical synchrony. Based on this analysis, we then give in Section 6 a formal specification in Real-Time Maude
(parametric on the input ensemble E and the performance bounds Γ ) of the resulting PALS-transformed asynchronous
system. In Section 7 we state and prove the main bisimulation result, connecting the states of the synchronous system
with the so-called stable states of its PALS-transformed asynchronous counterpart; some key lemmas for this theorem are
collected in Appendix.We also give in Section 7 a theorem thatmakes explicit the CTL∗ temporal logic properties that would
have to be verified in the asynchronous modelA(E,Γ ) but are reduced to the much simpler verification of corresponding
properties in themuch simpler E . A detailed proof of the optimality, under appropriate assumptions, of the PALS period used
to achieve logical synchrony is given in Section 8. Section 9 illustrates the usefulness of PALS, and the drastic state space
reductions gained using it, by means of an avionics case study analyzed in Real-Time Maude. Related work, including work
on synchronizers [3,7,35] and on time-triggered systems [36,29,27], is discussed in Section 10, and some final conclusions
are drawn in Section 11.
This paper is a substantial extension of the conference paper [21]. The main new contributions are: (i) detailed proofs of
all results, which were not given in the conference paper; (ii) a muchmore detailed specification of the PALS transformation
itself; (iii) a much more thorough discussion of the avionics case study and of the temporal logic properties model checked
for it; and (iv) a much more extensive and complete discussion of related work.
2. Kripke structures and temporal logic
A transition system is a pair A = (A,→A) with A a set (of states) and →A ⊆ A × A the transition relation. Given a
set AP of atomic propositions that are meant to describe basic properties of some states in A, a Kripke structure is a triple
A = (A,→A, LA), whereA = (A,→A) is a transition system with→A a total relation, and LA : A → P (AP) is a labeling
function associating to each state the set of atomic propositions that hold in it.Wewrite→• for the total relation that extends
a given relation→ by adding a pair (a, a) for each a such that there is no bwith a → b.
Given a Kripke structure A = (A,→A, LA) and a state a ∈ A chosen as the desired initial state, and given a temporal
logic formula ϕ with atomic propositions in AP , the semantics of temporal logic then defines the satisfaction relation
(A,→A, LA), a |= ϕ, settlingwhether ϕ holds in (A,→A, LA) from the initial state a. We refer the reader to [8] for a detailed
description of the syntax and semantics of the temporal logic CTL∗ which includes the logics CTL and LTL as special cases.
In essence, a CTL∗ formula is built up from atomic propositions in AP by the Boolean connectives ∨ and ¬, the ‘‘next’’ and
‘‘until’’ temporal operators3 ⃝ andU, and the universal path quantifier ∀. If the number of states reachable from an initial
state a is finite, then the satisfaction relation (A,→A, LA), a |= ϕ can be computed by a CTL∗ model checking algorithm
(again, see [8]).
3. Real-Time Maude
Real-Time Maude [25] is a language and tool extending Maude [9] to support the formal specification and analysis
of real-time systems. The specification formalism is based on real-time rewrite theories [24] – an extension of rewriting
logic [5,17] – and emphasizes ease and generality of specification.
Real-Time Maude specifications are executable under reasonable assumptions, so that a first form of formal analysis
consists of simulating the system’s progress in time by timed rewriting. This can be very useful for simulating the system,
but any such execution gives us only one behavior among the many possible concurrent behaviors of the system. To gain
further assurance about a system one can usemodel checking techniques that exploremany different behaviors from a given
initial state of the system. Timed search and linear temporal logic model checking can analyze all possible behaviors from a
given initial state (possibly up to a given duration).
3.1. Preliminaries: rewriting logic and Maude
Since Real-Time Maude specifications extend Maude specifications, we first recall specification in Maude.
Amembership equational logic (Mel) [19] signature is a tripleΣ = (K ,Ω, S), with K a set of kinds,Ω = {Ωw,k}(w,k)∈K∗×K
amany-kinded algebraic signature, and S = {Sk}k∈K a K -kinded family of disjoint sets of sorts. The kind of a sort s is denoted
by [s]. AMel algebra A contains a set Ak for each kind k, a function Af : Ak1 × · · · × Akn → Ak for each operator f ∈ Ωk1···kn,k,
3 Other temporal operators such as , ✷,❀, R, and so on, can be defined in terms of these and the Boolean connectives; likewise, ∃ can be defined in
terms of ∀.
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and a subset As ⊆ Ak for each sort s ∈ Sk. TΣ,k and TΣ (X)k denote, respectively, the set of groundΣ-terms with kind k and
ofΣ-terms with kind over the set X of kinded variables.
A Mel theory is a pair (Σ, E), where Σ is a Mel signature, and E is a set of conditional equations of the form (∀X) t =
t ′ if cond and conditional memberships of the form (∀X) t : s if cond, for t, t ′ ∈ TΣ (X)k, s ∈ Sk, the latter stating that t is a
termof sort s, provided the condition holds; the condition cond is a conjunction of individual equations ti = ui and individual
memberships wj : sj. In Maude, a conjunct in such a condition may also consist of just a single term t ′′ of kind [Bool], in
which case it abbreviates the equation t ′′ = true. Furthermore, in Maude an individual equation in the condition condmay
also be a matching equation tl := ul, which is mathematically interpreted as an ordinary equation. However, operationally,
the new variables occurring in the term tl become instantiated by matching the term tl against the canonical form of the
instance of ul (see [9] for further explanations). Order-sorted notation s1 < s2 can be used to abbreviate the conditional
membership (∀x : [s1]) x : s2 if x : s1. Similarly, an operator declaration f : s1 × · · · × sn → s corresponds to declaring f at
the kind level and giving the membership axiom (∀ x1 : k1, . . . , xn : kn) f (x1, . . . , xn) : s if 1≤i≤n xi : si, where [si] = ki.
A Maudemodule specifies a rewrite theory [17,5] of the form (Σ, E ∪A, R), where (Σ, E ∪A) is a membership equational
logic theorywithA a set of equational axioms such as associativity, commutativity, and identity, so that equational deduction
is performedmodulo the axioms A. The theory (Σ, E ∪ A) specifies the system’s state space as an algebraic data type. R is a
collection of labeled conditional rewrite rules specifying the system’s local transitions, each of which has the form4
[l] : t−→t ′ if
m
i=1
ui = vi ∧
n
j=1
wj : sj,
where l is a label. Intuitively, such a rule specifies a one-step transition from a substitution instance of t to the corresponding
substitution instance of t ′, provided the condition holds; that is, the substitution instances of the equalities ui = vi and
memberships wj : sj follow from E ∪ A. The rules are implicitly universally quantified by the variables appearing in the
Σ-terms t , t ′, ui, vi, andwj. The rules are appliedmodulo the equations E ∪ A.5
We briefly summarize the syntax of Maude. Operators are introduced with the op keyword: op f : s1 . . . sn -> s. They
can have user-definable syntax, with underbars ‘_’ marking the argument positions, and are declared with the sorts of their
arguments and the sort of their result. Some operators can have equational attributes, such as assoc, comm, and id, stating,
for example, that the operator is associative and commutative and has a certain identity element. Such attributes are then used
by theMaude engine tomatch termsmodulo the declared axioms. An operator can also be declared to be a constructor (ctor)
that defines the carrier of a sort. Unconditional and conditional equations, memberships, and rewrite rules are introduced
with the keywords eq, ceq, mb, cmb, rl, and crl, respectively. The mathematical variables in such statements are either
explicitly declared with the keywords var and vars, or can be introduced on the fly in a statement without being declared
previously, in which case they have the form var:sort .
3.2. Object-oriented specification in Real-Time Maude
A Real-Time Maude timed module specifies a real-time rewrite theory [24], that is, a rewrite theory R = (Σ, E ∪ A, R),
such that:
(1) (Σ, E ∪ A) contains an equational subtheory (ΣTIME, ETIME) ⊆ (Σ, E ∪ A), satisfying the TIME axioms in [24], which
specifies a sort Time as the time domain (which may be discrete or dense). Although a timed module is parametric on
the time domain, Real-Time Maude provides some predefined modules specifying useful time domains. For example,
the modules NAT-TIME-DOMAIN-WITH-INF and POSRAT-TIME-DOMAIN-WITH-INF define the time domain to
be, respectively, the natural numbers and the nonnegative rational numbers, and contain the subsort declarations
Nat < Time and PosRat < Time. These modules also add a supersort TimeInf, which extends the sort Timewith
an ‘‘infinity’’ value INF.
(2) The sort of the ‘‘states’’ of the system has the designated sort System.
(3) The rules in R are decomposed into:
• ‘‘ordinary’’ rewrite rules that model instantaneous change, and
• tick (rewrite) rules that model the elapse of time in a system. Such tick rules have the form l : {t} u−→ {t ′} if cond,
where t and t ′ are of sort System, and {_} is a built-in constructor of a new sort GlobalSystem. Each such tick
rewrite rule is labeled by an associated term u of sort Time denoting the duration of the rewrite. In Real-TimeMaude,
tick rules, together with their durations, are specified with the syntax
crl [l] : {t} => {t ′} in time u if cond .
4 In general, the condition of such rules may not only contain equations ui = vi and memberships wj : sj , but also rewrites qk−→q′k; however, the
specification in this paper does not use this extra generality. Furthermore, the individual equations, memberships, and rewrites in the condition may be
intermixed.
5 Operationally, a term is reduced to its E-normal formmodulo A before any rewrite rule is applied in Maude. Under the coherence assumption [37] this
is a complete strategy to achieve the effect of rewriting in E ∪ A-equivalence classes.
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The initial state of a real-time system so specified must be reducible to a term {t0}, for t0 a ground term of sort System,
using the equations in the specification. The form of the tick rules then ensures uniform time elapse in all parts of a system.
In object-oriented (Maude and) Real-Time Maude modules one can declare classes and subclasses. A class declaration
class C | att1 : s1, . . . , attn : sn
declares an object class C with attributes att1 to attn of sorts s1 to sn. An object of class C in a given state is represented as a
term
< O : C | att1 : val1, ..., attn : valn >
of the built-in sort Object, where O is the object’s name or identifier, and where val1 to valn are the current values of the
attributes att1 to attn and have sorts s1 to sn. Objects can interact with each other in a variety of ways, including the sending
of messages. A message is a term of the built-in sort Msg, where the declaration
msg m : p1 . . . pn -> Msg
defines the syntax of the message (m) and the sorts (p1 . . . pn) of its parameters. In a concurrent object-oriented system,
the state, which is usually called a configuration, is a term of the built-in sort Configuration. It has the structure of a
multiset made up of objects and messages. Multiset union for configurations is denoted by a juxtaposition operator (empty
syntax) that is declared associative and commutative and having the nonemultiset as its identity element, so that order and
parentheses do not matter, and so that rewriting is multiset rewriting supported directly in Maude. The dynamic behavior
of object systems is axiomatized by specifying each of its concurrent transition patterns by a rewrite rule. For example, the
configuration fragment on the left-hand side of the rule
rl [l] : m(O,w)
< O : C | a1 : x, a2 : O’, a3 : z >
=>
< O : C | a1 : x + w, a2 : O’, a3 : z >
dly(m’(O’),x)
contains a message m, with parameters O and w, and an object O of class C. The message m(O,w) does not occur in the right-
hand side of this rule, and can be considered to have been removed from the state by the rule. Likewise, themessage m’(O’),
with delay x, only occurs in the configuration on the right-hand side of the rule, and is thus generated by the rule. The above
rule, therefore, defines a parameterized family of transitions (one for each substitution instance) inwhich amessagem(O,w)
is read and consumed by an object O of class C, with the effect of altering the attribute a1 of the object and of sending a new
message m’(O’), which will arrive at the receiver after a delay of x time units. By convention, attributes, such as a3 in our
example, whose values do not change and do not affect the next state of other attributes need not be mentioned in a rule or
an equation. Attributes like a2 whose values influence the next state of other attributes or the values in messages, but are
themselves unchanged, may be omitted from right-hand sides of rules/equations.
A subclass inherits all the attributes, equations, and rules of its superclasses,6 and multiple inheritance is supported [18].
3.3. Formal analysis in Real-Time Maude
We summarize below the Real-Time Maude analysis commands. All Real-Time Maude analysis commands and their
semantics are explained in [25].
Real-TimeMaude’s timed fair rewrite command simulates one behavior of the system up to a certain duration. It is written
with syntax
(tfrew t in time <= timeLimit .)
where t is the term to be rewritten (‘‘the initial state’’), and timeLimit is a ground term of sort Time.
Real-Time Maude provides a variety of search and model checking commands for further analyzing timed modules by
exploring all possible behaviors – up to a given number of rewrite steps, duration, or satisfaction of other conditions – that
can be nondeterministically reached from the initial state. For example, Real-TimeMaude extendsMaude’s search command
–which uses a breadth-first strategy to search for states that are reachable from the initial state andmatch the search pattern
and satisfy the search condition – to search for states that can be reached within a given time interval from the initial state.
Finally, Real-Time Maude extends Maude’s linear temporal logic model checker to check whether each behavior (possibly
‘‘up to a certain time’’, as explained in [25]) satisfies a temporal logic formula. State propositions, possibly parameterized,
should be declared as operators of sort Prop, and their semantics should be given by equations of the form
eq {statePattern} |= prop = b . and ceq {statePattern} |= prop = b if cond .
for b a term of sort Bool, which defines the state proposition prop to hold in all states {t} such that {t} |= prop evaluates
to true. A temporal logic formula is constructed by state and clocked7 propositions and temporal logic operators such as
6 The attributes, equations, and rules of a class cannot be redefined by its subclasses, but subclasses may introduce additional attributes, equations, and
rules.
7 A clocked proposition involves both the state and the duration of the path leading to the state (the system ‘‘clock’’), as explained in [25].
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Fig. 1. Graphical representation of a typed machine.
True, False, ~ (negation), /\, \/, -> (implication), [] (‘‘always’’), <> (‘‘eventually’’), U (‘‘until’’), and W (‘‘weak until’’). The
command
(mc t |=u formula .)
is the model checking command which checks whether the temporal logic formula formula holds8 in all behaviors starting
from the initial state t .
4. Formal definition of the synchronous model
This section formally defines the synchronous model of computation as the synchronous composition of a collection
of nondeterministic typed machines and an environment, relative to a set of connections that connect output ports of the
machines and the environment to input ports.
4.1. Typed machines
A typed machine is a component in the synchronous model.
Definition 1. A (nondeterministic) typed machine is a 4-tupleM = (Di, S,Do, δM)where
• Di, called the input set, is a nonempty set of the form Di = Di1 × · · · × Din , for n ≥ 1, where Di1 , . . . ,Din are called the
input data types.
• S is a nonempty set, called the set of states.
• Do, called the output set, is a nonempty set of the form Do = Do1 × · · · × Dom , for m ≥ 1, where Do1 , . . . ,Dom are called
the output data types.
• δM , called the input–output-transition (i–o-t) relation, is a total relation
δM ⊆ (Di × S)× (S × Do).
That is, for any input d⃗i and state s, there exist at least one state s′ and output d⃗o such that ((d⃗i, s), (s′, d⃗o)) ∈ δM .
We callM finite iff Di, S, and Do are all finite sets, and callM deterministic if the transition relation δM is a function.
That is, such a machine has n input ports andm output ports; an input to port k should be an element of the set Dik , and
an output from port j should be an element of the set Doj . Pictorially, we represent a typed machine as a box with typed
input and output wires as shown in Fig. 1.
4.2. Ensembles of typed machines
Typed machines can be ‘‘wired together’’ into arbitrary sequential and parallel compositions by means of a ‘‘wiring
diagram’’, as the one shown in Fig. 2, where the types are left implicit, but where it is assumed that the type in an output
wire must match any types in the input wires connected with it:
Definition 2. A (typed)machine ensemble is a 4-tuple E = (J ∪ {e}, {Mj}j∈J , E, src)where
• J is a nonempty finite set, called the set of indices, and e is an element, called the environment index, with e ∉ J .
• {Mj}j∈J is a J-indexed family of typed machines.
8 More precisely, holds from the initial state t in the Kripke structure whose set of states is the set of E-equivalence classes of ground terms of sort
GlobalSystem, whose transition relation is the totalization −→•R of the one-step rewrite relation −→R for the Real-Time Maude module R with
equations E, and whose labeling function L is defined equationally as explained above. We sometimes write (R, L), t |= ϕ when we want to make this
Kripke structure explicit.
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Fig. 2. A machine ensemble.
• E, called a typed environment, is an ordered pair of sets E = (Dei ,Deo)where Dei , called the environment’s input set (inputs
to the environment), is a nonempty set of the form
Dei = Dei1 × · · · × Deine , for ne ≥ 1
and Deo, called the environment’s output set (outputs from the environment), is a nonempty set of the form
Deo = Deo1 × · · · × Deome , forme ≥ 1
• src is a function that assigns to each input port (j, n) (the input port number n of machine j) the corresponding output
port (or ‘‘source’’ for that input) src(j, n). Formally, we define the set of input ports and output ports, respectively, as
follows:
– InE = {(j, n) ∈ (J ∪ {e})× N | 1 ≤ n ≤ nj}
– OutE = {(j, n) ∈ (J ∪ {e})× N | 1 ≤ n ≤ mj}
Then src is a surjective function src : InE → OutE assigning to each input port the output port to which it is connected,
and such that ‘‘the types match’’. That is, if we denote by Djik the set of data allowed as input in the kth input port of
machine Mj (resp. kth input port of the environment if j = e), and same with output ports, then if src(j, q) = (k, l) we
should have Dkol ⊆ Djiq .
In addition, we require that there are no self-loops from the environment to itself; that is, for (e, q) ∈ InE , if
src(e, q) = (k, p), then k ∈ J .9
AnensembleE has a lock-step synchronous semantics, in the sense that the state-and-output transitions of all themachines
are performed simultaneously, and whenever a machine has a feedback wire to itself and/or to any other machine, then
the corresponding output becomes an input for any such machine at the next instant. As explained below, what this
means mathematically is that any ensemble E is semantically equivalent to a single state machine, called the synchronous
composition of all the machines in the ensemble E . This has enormous practical importance for formal verification purposes,
since the composed state machine is much simpler than an asynchronous system realizing such a design in a distributed
way. In particular, model checking a single state machine is much more efficient and feasible than verifying a system of
asynchronously interacting machines, which can easily become unfeasible due to the combinatorial explosion caused by
the system’s asynchronous concurrency.
Example 1. In the machine ensemble in Fig. 2,
• J = {1, 2, 3}
• {Mj}J is the mapping 1 → M1, 2 → M2, 3 → M3.
• ne = 3 (the number of inputs to the environment) andme = 2 (number of outputs from the environment).
• With an ordering of ports from left to right, the wiring function src is:
– (1, 1) → (3, 1)
– (1, 2) → (e, 1)
– (2, 1) → (3, 3)
– (2, 2) → (e, 2)
9 As further explained in Definition 3, what the above conditions, and in particular the absence of self-loops in the environment, ensure is that the
synchronous composition of an ensemble of typed machines is itself also a typed machine whose inputs are the environment outputs, and whose outputs
are the environment inputs.
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– (3, 1) → (1, 1)
– (3, 2) → (e, 1)
– (e, 1) → (3, 1)
– (e, 2) → (3, 2)
– (e, 3) → (2, 1)
Intuitively, we can enclose the typed machines M1, M2, and M3 in the box with thin lines, hiding the internal details of
how the machine ensemble is decomposed. The single machine resulting in this way from the composition of machinesM1,
M2, andM3 is called the synchronous composition ofM1,M2, andM3, according to the given wiring diagram, and can itself be
seen as a typed machine. The general definition is as follows.
Definition 3. Given a machine ensemble E = (J ∪ {e}, {Mj}j∈J , E, src), its synchronous composition is the typed machine
ME = (DEi , SE ,DEo , δE )
where
• DEi = Deo (the input set of the composed machine is the output set of the environment)• DEo = Dei (the output set is the input set of the environment)
• SE = (Πj∈JSj)×(Πj∈JDjOF ), where ifDjo = Djo1×· · ·×Djomj is the output set ofMj, thenD
j
OF is the setD
j
OF = DjOF1×· · ·×DjOFmj ,
where, for 1 ≤ m ≤ mj, DjOFm = Djom if (j,m) = src(l, q) for some l ∈ J and q ∈ {1, . . . , nl}, and DjOFm = 1 otherwise, with
1 = {∗} a one point set. Intuitively, DjOF stores the ‘‘feedback outputs’’ of machineMj. We then have an obvious ‘‘feedback
output ’’ function
fout j : Djo → DjOF
where for 1 ≤ m ≤ mj, we have πm(fout j(d1, . . . , dmj)) = dm if (j,m) = src(l, q) for some l ∈ J , and
πm(fout j(d1, . . . , dmj)) = ∗ otherwise, with πm the mth projection from the Cartesian product DjOF . Similarly, for each
k ∈ J we have an obvious input function
ink : Deo ×Πj∈JDjOF → Dki
where for 1 ≤ n ≤ nk, with src(k, n) = (l, q), we have πn(ink(d⃗, {d⃗j}j∈J)) = if l = e then πq(d⃗) else πq(d⃗l) fi, where πq
denotes the qth projection from the corresponding Cartesian product.
• The i–o-t relation forME is the relation
δE ⊆ (DEi × SE )× (SE × DEo )
where for each (d⃗, ({sj}j∈J , {d⃗j}j∈J)) ∈ DEi × SE , we define
((d⃗, ({sj}j∈J , {d⃗j}j∈J)), (({s′j}j∈J , {d⃗′j}), d⃗′)) ∈ δE
iff, for each l ∈ J , there exists (s′l, d⃗′′l ) such that ((inl(d⃗, {d⃗j}j∈J), sl), (s′l, d⃗′′l )) ∈ δMl , and where d⃗′l = foutl(d⃗′′l ) and the
output to the environment d⃗′ is defined for each 1 ≤ n ≤ ne with src(e, n) = (j′, r) by πn(d⃗′) = πr(d⃗′′j′). Note that δE
is a total relation, since each δMl is a total relation; therefore, some desired (s
′
l, d⃗
′′
l ) always exists. Furthermore, if each
machineMi is a deterministic typed machine, thenME is also a deterministic typed machine.
Note that the above notion of synchronous composition of a machine ensemble supports a hierarchical design
methodology, in which entire sub-ensembles can be ‘‘closed off’’ and regarded from the outside as a single machine, which
can then be synchronously composed at a higher levelwith other suchmachines,whichmay themselves also be synchronous
compositions of other sub-ensembles.
4.3. Environment constraints
In our model of the behaviors of a system, we assume a nondeterministic environment where there could be some
constraints on the values generated by this environment. In this work, we assume that the environment constraint can
be defined as a predicate
ce : Deo → Bool
so that ce(de1, . . . , d
e
ome
) is true if and only if the environment can generate output (de1, . . . , d
e
ome
). We also assume that the
constraint ce is satisfiable.
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If desired, the environment could be regarded as another nondeterministic machine with a single state, ∗, or even with
a set of states Se, and would then have the form E = (Dei , Se,Deo, δE). The particular case of a constraint ce then corresponds
to the case where Se = {∗} and ((d⃗i, ∗), (∗, d⃗o)) ∈ δE iff ce(d⃗o) = true. By viewing E as another machine, a synchronous
composition would then have no explicit external environment and would then yield a ‘‘closed’’ system. We prefer to make
the environment explicit in our model, since this is useful both for design purposes and for hierarchical composition.
The distinction between a typed machine in our sense and the usual notion of a transition system is precisely the
distinction between: (i) an open module, that is, a system that interacts with an outside ‘‘environment’’ by receiving inputs
from it and providing outputs to it; and (ii) a closed system, where there is no outside environment because it has already
been included in the model. A closed system is the special case of a typed machine where there are no inputs or outputs, or,
equivalently, where the set of inputs and outputs is a singleton set. This means that the transition relation is essentially a
binary relation δM ⊆ S × S, that is, that the pair (S, δM) is a transition system.
The notion of synchronous composition of an ensemble of machines allows us to pass in a hierarchical and compositional
way from open modules to closed systems by identifying the outputs (resp. inputs) of an ‘‘environment’’ machine with the
inputs (resp. outputs) of an open module. Such an ‘‘environment’’ may be just another fully specified typed machine, or
may be only partially specified by abstracting away its internal states, as done with the above-mentioned notion of an
environment constraint. But in general such synchronous compositions may only close off some parts of the ‘‘open’’ module,
which may itself be a, perhaps hierarchical, composition of modules. This compositional approach allows a more modular
and incremental specification of systems. Also, using abstract environments can make the verification of properties more
general and reusable under weaker assumptions.
An open module M will often be deterministic, that is, its transition relation δM is often a function. This reflects the
fact that a good design will typically be deterministic, making it more predictable and easier to test and verify, since any
possible sources of nondeterminism must then come from the outside environment. Note that determinism is preserved
under synchronous composition, that is, the synchronous composition of deterministic machines is also deterministic.
Specifying an environment only partially in an abstract way can make the verification of properties more general and
reusable, since many properties will then hold for many other concrete compositions with more detailed (and more
restrictive) ‘‘environment’’ machines. The general idea is thatwe can abstract away a (perhaps deterministic) typedmachine
E = (Di, S,Do, δE) playing the role of an environment, into an abstract ‘‘input–output relation’’ δA ⊆ Di × Do essentially by
collapsing S to a singleton set and defining (x, y) ∈ δA ⇔ ∃s, s′ ∈ S ((x, s), (s′, y)) ∈ δE . Since δA allowsmore environment
behaviors than δE , for safety properties such as invariants (more generally, for any ACTL∗ property whose state predicates
are preserved by the collapse of the set S of environment states to a singleton set (see, e.g., [8, Thm. 16])), verification of a
closed system obtained by closing an open module with the abstract environment δA will prove that the desired property
also holds when closing off the same open module with the more restricted ‘‘environment’’ machine E = (Di, S,Do, δE). As
explained above, the notion of an environment constraint is even more abstract: we can associate to δA the environment
constraint {y | (x, y) ∈ δA}.
How concrete or how abstract wemaywish to be in specifying an environment is an application-dependent issue: in this
work we adopt the quite abstract approach of using environment constraints; but this is not the only possibility, and it may
be too coarse of amethod for some applications, where an explicit synchronous compositionwith a concrete ‘‘environment’’
machine may be preferable. In what follows we explain in more detail how closing off a typed machine with an abstract
environment specified by a constraint gives rise to a transition system and, by adding state predicates, to a Kripke structure.
4.4. The transition system and the Kripke structure associated to a machine ensemble
To each machine ensemble that operates in an environment with a given environment constraint, we can associate a
transition system defining the behaviors of the system.
Definition 4. Given a machine ensemble E = (J ∪ {e}, {Mj}j∈J , E, src) with environment constraint ce, the corresponding
transition system is defined as a pair Ece = (SE × DEi , −→Ece ), where the transition relation−→Ece is defined by
(s⃗, i⃗) −→Ece (s⃗′, i⃗′)
iff a machine ensemble in state s⃗ and with input i⃗ from the environment has a transition to state s⃗′ (which generates some
output o⃗ to the environment), and the environment can generate output i⃗′ in the next step:
(s⃗, i⃗) −→Ece (s⃗′, i⃗′)⇐⇒ ∃o⃗((⃗i, s⃗), (s⃗′, o⃗)) ∈ δE ∧ ce(i⃗′).
The set Paths(Ece)(s⃗,⃗i) is the set of all infinite sequences (s⃗, i⃗) −→Ece (s⃗′, i⃗′) −→Ece (s⃗′′, i⃗′′) −→Ece · · · of transition steps
starting in state (s⃗, i⃗).
Let E be a typed machine ensemble with environment constraint ce, AP a set of atomic propositions, and L : SE × DEi →
P (AP) a labeling function that assigns to each state (s, i) ∈ SE × DEi the set L(s, i) of atomic propositions that hold in (s, i).
Then (Ece , L) = (SE × DEi , −→Ece , L) is the Kripke structure associated to (E, ce, L).
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5. Overview of the PALS asynchronous model
This section gives a high-level overview of the asynchronous PALS transformation of a synchronous machine ensemble.
Section 5.1 makes explicit some assumptions about clock drift and computation and communication times, and defines
some constant values. Section 5.2 gives a high-level overview of the asynchronous system, and Section 5.3 focuses on the
time line.
5.1. Some system assumptions
5.1.1. Time domain
The type of time (discrete or dense) is a parameter of the model. It could be N, or Q≥0, or R≥0, for example. (If it is N, we
can scale up things so that one ‘‘logical time step’’ can correspond to many basic steps.) For simplicity and fullest generality,
in what follows we will assume that all is done in R≥0.
5.1.2. Clock drift and clock synchronization
A basic assumption is that the underlying infrastructure executes a clock synchronization algorithm that guarantees a
certain bound on the imprecision of the local clocks. We assume that this is achieved by an external clock synchronization
mechanism; that is, the difference between the time of a local clock and ‘‘real’’ global time is assumed to be always strictly
less than a given bound ϵ.
To reason about clock drift in a general way, we assume a local clock function cj for each machineMj that assigns to each
global instant r the local clock value cj(r):
Definition 5. A function c : R≥0 → R≥0 is called an ϵ-drift local clock function if and only if the following conditions are
satisfied:
(1) c is continuous10 and monotonic w.r.t. the≤ relation, and
(2) ∀x ∈ R≥0, |c(x)− x| < ϵ.
5.1.3. Execution times
The shortest, respectively longest, time required for processing input, executing a transition, and generating output is
supposed to be, respectively, αmin and αmax. Therefore, if a given execution of a machine Mj takes time αj, then αmin ≤
αj ≤ αmax.
5.1.4. Network delays
The point-to-point message transmission time is assumed to always be greater than or equal to a minimum value
µmin ≥ 0, and smaller than or equal to some maximum time value µmax ≥ µmin.
The constants Γ = (ϵ, αmin, αmax, µmin, µmax)make up the performance parameters of the PALS transformation.
5.2. The asynchronous system with clock drifts: overview
Given an ensemble E , an environment constraint ce, and performance parametersΓ , the asynchronous systemA(Ece ,Γ )
(often written just A(E,Γ ) when ce is understood from the context) is made up of a J-indexed family of objects and an
environment. Each object mimics the behavior of a typed machine, but now the inputs and outputs are received and sent
by asynchronous message passing. The system executes in rounds according to ‘‘ticks’’ of a ‘‘logical clock,’’ and we denote by
T the time between such ‘‘ticks of the logical clock,’’ that is, the period of the logical clock.
Each object j is equippedwith two timers: roundTimer is a timer that should expire at the tick of each logical clock (that
is, at the end of each period); and outputBackoffTimer is a backoff timer used to ensure that output from a machine is
not sent into the network too early.
The actions of each object j can be summarized as follows:
• When roundTimer expires, input from the input buffer is read, a transition (corresponding to a transition in the typed
machine) is executed, and the generated output is put in the output buffer. In addition, this timer is reset to the value T
(denoting the period of the ‘‘logical clock’’).
• When the outputBackoffTimer timer expires, the messages in the output buffer are sent, provided that they have
been generated (in the sense that the object has finished processing input, executing the transition, and generating the
output). If the execution of the transition generating the outgoing messages is not yet finished when the backoff timer
expires, then the messages are sent when the execution of the transition is finished. This timer is started and set to
dlyout = 2 · ϵ monus µmin, where monus is defined by x monus y = max(0, x− y), each time the roundTimer expires.
10 PALS is defined for the more general case where the clock functions are only piecewise continuous (see [20]). To simplify the exposition, we present in
this paper the simpler case where local clocks are continuous.
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Fig. 3. PALS timeline.
5.3. Time-line analysis
The ‘‘time-line analysis’’ for object j inA(E,Γ ) is therefore as follows:
(1) At each local logical clock tick (that is, when the local clock cj shows11 i · T ), the object gets the messages from the input
buffer, executes a transition, and puts the outputmessages in the output buffer. This starts somewhere in the global time
interval (i·T−ϵ, i·T+ϵ) for round i. This processmay end at any global time in the interval (i·T−ϵ+αmin, i·T+ϵ+αmax).
(2) Since the messages cannot be sent into the network before the backoff timer expires, and before the messages are
‘‘ready,’’ the messages from the output buffers are therefore sent into the network at a global time that is strictly greater
than max(i · T + ϵ − µmin, i · T − ϵ + αmin) and is strictly less than max(i · T + 3 · ϵ − µmin, i · T + ϵ + αmax).
(3) At any global time in the time interval (max(i·T+ϵ, i·T−ϵ+αmin+µmin), max(i·T+3·ϵ−µmin, i·T+ϵ+αmax)+µmax),
a message could arrive at an object, at which time it is entered into the object’s input buffer.
(4) When the local clock shows (i+ 1) · T , the object starts over from the first point above.
An overview of this timeline is depicted in Fig. 3.
5.3.1. Constraints
For this to work, messages generated for round i+1 should be received after each node has read its input for round i and
before any node reads its input for round i+ 1. That is, messages sent in round i should arrive sometime in the global time
interval [i · T + ϵ, (i+ 1) · T − ϵ]. Therefore, the message arrival interval (max(i · T + ϵ, i · T − ϵ + αmin + µmin), max(i ·
T + 3 · ϵ − µmin, i · T + ϵ + αmax)+ µmax)must be a subset of [i · T + ϵ, i · T + T − ϵ]. This implies that we must have
(1) i · T + ϵ ≤ (max(i · T + ϵ, i · T − ϵ + αmin + µmin), and
(2) max(i · T + 3 · ϵ − µmin, i · T + ϵ + αmax)+ µmax ≤ i · T + T − ϵ.
(1) holds trivially. (2) implies that we must have
T ≥ µmax + 2 · ϵ +max(2 · ϵ − µmin, αmax).
Note finally that, although the rest of this paper presents in detail and verifies the optimal PALS transformation with
T = µmax+ 2 · ϵ+max(2 · ϵ−µmin, αmax), all correctness results hold as long as the backoff timer is always initialized to a
11 By ‘‘when the local clock ci shows t ’’ we mean the (smallest) time value r such that ci(r) = t , for a clock function ci .
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value b ≥ 2 · ϵ monus µmin and the PALS period satisfies T ≥ µmax + 2 · ϵ +max(b, αmax), which both hold in the avionics
case study in Section 9.
6. The PALS formal model in Real-Time Maude
This section presents the formal specification of the asynchronous PALS system A(E,Γ ) associated to a synchronous
machine ensemble E with environment constraint ce, under the assumptions in Section 5.1, as a rewrite theory in Real-Time
Maude. In particular, Sections 6.1–6.5 formally specify A(E,Γ ) as a rewrite theory in Real-Time Maude, and Section 6.6
defines the initial states. The interest of this formal specification is both theoretical and practical. From the theoretical point
of view, it provides a mathematical model of the real-time asynchronous system A(E,Γ ), which is then used in Sections 7
and 8 to prove both the correctness and the optimality of the PALS transformation. Since these mathematical proofs must
consider the PALS transformation in its fullest possible generality, the rewrite rules specifying PALS are not directly executable
for several reasons:
(1) all possible clock drifts associated to clock synchronization aremodeled in a very general and abstractway as real-valued
clock functions that are ‘‘within ϵ’’ of the identity function on the reals, that is, of a perfect clock; this means that the
clock and timer updates caused by time elapse in the different objects is achieved by invoking these, in general not
computable, clock functions;
(2) the fact that delays in message communication can vary anywhere between the µmin and µmax bounds is captured by
using a delay operator and by the nondeterministic choice of such a delay as a quantity between such bounds inmessage-
sending rules; and
(3) the transition relations δMj for the different machines Mj are assumed given and are used in rules, together with the
inputs, to derive the next states and outputs of each object.
In spite of the just-mentioned nonexecutable character of the PALS rewrite rules needed for the complete generality
of the model and for the proofs, the rewrite rules themselves have a clear practical interest, since they can be replaced by
executable versions of the same rules specifying the actualmiddleware that must be composed with the code of each of the
typed machines Mj in the ensemble E to achieve a correct-by-construction asynchronous system semantically equivalent
to E .
The point is that what is here modeled abstractly in a nonexecutable way will be realized in an executable way by the
underlying infrastructure and the concrete machine models. Specifically:
(1) the clock functions will be achieved computationally by an underlying clock synchronization algorithm satisfying the ϵ
bound;
(2) the actual message delays will be achieved in physical time by the underlying network infrastructure ensuring theµmin
and µmax bounds; and
(3) the transition relations δMj for each machine Mj will be specified computationally either by equationally-defined
functions δMj in the case of deterministic machines, or by nondeterministic rewrite rules otherwise.
This more concrete, computational version of the PALS rewrite rules, together with the underlying network and clock
synchronization infrastructure, can then be used as the formal basis of a correct-by-construction code generationmechanism
to transform the code of the different machines in the synchronous ensemble into the distributed code of the corresponding
PALS-transformed system. Of course, a more concrete computational version of the PALS rules is also needed not just for
formally specifying the PALS middleware, but also for model checking purposes, as done, for example, in the Real-Time
Maude specification used in the model checking experiments of Section 9.
6.1. Some sorts
We start by discussing some sorts used in this specification.
6.1.1. Local states
The state component of machine j has sort Sj. For convenience, we add a supersort State of all such states:
sort State .
subsorts S1 ... S|J| < State .
It may take some time to compute the next local state of a machine. During this transition computation time, the local
state has the value [s, t], where s is the next state, and t is the time remaining until the execution of the transition is
finished. Such a term [s, t] is called a delayed state, where the sort DlyState is defined as follows:
sort DlyState .
subsort State < DlyState .
op [_,_] : State Time -> DlyState [ctor right id: 0] .
Note that the fact that 0 has been defined as a right identity of the operator [_,_]means that [s,0]= s.
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Likewise, during the execution of a transition generating the messages for the next round, these messages are not yet
ready to be sent, and hence the output buffer has the value [msgs, t], which we call a delayed configuration:
sort DlyConfiguration .
subsort Configuration < DlyConfiguration .
op [_,_] : Configuration Time -> DlyConfiguration [ctor] .
We also introduce a supersort Data of the sorts D1 . . .Dn of the data in the wires:
sort Data .
subsorts D1 ... Dn < Data .
Each object is also assumed to know its local wiring diagram; that is, which objects and ports are connected to its
output ports in the synchronous system. This knowledge is stored in a data structure called a local wiring, where the sort
LocalWiring is defined as follows:
sort LocalWiring .
op _-->_._ : Nat Oid Nat -> LocalWiring [ctor] .
op noWiring : -> LocalWiring [ctor] .
op _;_ : LocalWiring LocalWiring -> LocalWiring [ctor assoc comm id: noWiring] .
Here, a connection p --> j. p′ says that the output port p of the current object is connected to the input port p′ of object j.
A local wiring is then a set of such single connections formed with the associative–commutative union operator _;_ with
identity the empty set constant noWiring.
6.2. The class declarations
Each machineMj is transformed into an object instance of a subclass C[j] of the class Machine declared as follows:
class Machine | state : DlyState, inBuffer : MsgConfiguration,
outBuffer : DlyConfiguration, roundTimer : Time,
outputBackoffTimer : TimeInf, clock : Time,
localWiring : LocalWiring .
class C1 .
...
class Ck .
subclass C1 ... Ck < Machine .
Note that several typed machines, say, Mj1 , . . . ,Mjr , can all be of the same type, and can therefore all belong to the same
subclass, i.e., C[j1] = · · · = C[jr ]. The state attribute denotes the local state of the machine. The inBuffer attribute (of
sort MsgConfiguration denoting multisets of messages) is the buffer of incoming messages. outBuffer is the output
message buffer. The timers roundTimer and outputBackoffTimer have been explained in Section 5.2. The clock
attribute shows the value of the local clock of the object. Finally, the localWiring attribute assigns to each output port
number the set of input ports towhich this port is connected. However, a connection is here only a reference for asynchronous
message passing, and not a real ‘‘wired’’ connection as in the synchronous model.
We assume that the environment also has input and output buffers, and that it satisfies the same timing requirement as
all the other objects. The environment is therefore modeled as an object instance of a class Env that is declared as a subclass
of Machine:
class Env .
subclass Env < Machine .
Since we do not explicitly represent the internal ‘‘state’’ of the environment, the state attribute for the environment is
given the constant default value *:
op * : -> State [ctor] .
Note that treating the environment as another ‘‘wrapped’’machine is crucial for PALS, since in a real application the actual
timing of inputs from the environment may be quite unpredictable. Therefore, it is crucial for the environment inputs to be
buffered and synchronized by the object wrapping it in the exact same way as all other machines are thus synchronized by
their wrapper objects.
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6.3. Messages
Messages have the general form
to j from j′ (p, d)
where j, j′ ∈ J ∪ {e}, 1 ≤ p ≤ nj, and d ∈ Djip . Therefore, p is the input port of the intended recipient j, where data d from j′
is to be received.
6.4. The instantaneous rewrite rules
The following actions of the system are modeled by corresponding instantaneous rewrite rules:
(1) Receive an incoming message and put it into the inBuffer.
(2) When the roundTimer expires, the inBuffer is emptied, a transition is applied, and the output is put into the
outBuffer. As already mentioned, the results of the transition are ‘‘delayed,’’ since performing a transition takes time.
(3) When the outputBackoffTimer expires, if the generated output is ready to be sent, then the contents in the output
buffer are sent into the network, with appropriate message delays.
(4) Otherwise, as soon as the generated output is ready to be sent after the outputBackoffTimer has expired (i.e., the
outputBackoffTimer has the infinity value INF, as in the rule outputMsg2 below), then the generated output is
sent into the network.
6.4.1. Receive a message
A message is received by an object and is inserted into its inBuffer:
vars j j′ : Oid . var p : Nat . var d : Data .
var B : MsgConfiguration .
rl [receiveMsg] :
(to j from j′ (p, d))
< j : Machine | inBuffer : B >
=>
< j : Machine | inBuffer : B (to j from j′ (p, d)) > .
Note that the rule can also be applied when the machine is in a ‘‘delayed’’ state; that is, the wrapper can buffer messages
while the internal machine is executing a transition.
6.4.2. Reading input and executing a transition
When roundTimer expires, the messages B in the inBuffer are read, and a transition is taken. Since different classes
will have different transitions, executing transitions ismodeled by a family of rewrite rules, one for each class C[j]. Notice that
the resulting state and messages are delayed by a value αmin ≤ X-DLY ≤ αmax. In addition, the roundTimermust be reset
to expire at the same time in the next round; i.e., it must be reset to the round time T . Likewise, the outputBackoffTimer
is set to 2 · ϵ monus µmin:
var X-DLY : Time . vars S NEXT-STATE : State . var W : LocalWiring .
var dj1 : D
j
o1 . ... var djmj : D
j
omj
.
crl [applyTrans] :
< j : C[j] | inBuffer : B, roundTimer : 0, state : S, localWiring : W >
=>
< j : C[j] | inBuffer : none, state : [NEXT-STATE, X-DLY],
roundTimer : T, outputBackoffTimer : 2 · ϵ monus µmin,
outBuffer : [makeMsg(j, W, (dj1 , . . . , djmj )), X-DLY] >
if X-DLY >= αmin and X-DLY <= αmax
/\ ((vect[j](B), S), (NEXT-STATE, (dj1 , . . . , djmj ))) ∈ δMj .
Here, given a complete set B of messages of the form
(to j from j′1(1, d1)) ... (to j from j
′
nj(nj, dnj)) (Ď)
the function vect[j](B) maps B to the vector of inputs (d1, . . . , dnj). makeMsg is the obvious (but a bit tedious to spell
out in detail) function that looks at the local wiring diagram W, takes the vector of output data from j, and produces the
set of messages for the machines and environment getting inputs from that wire. For example, for the system in Fig. 2,
makeMsg(3, src, (d1, d2, d3)) produces the message configuration
(to 1 from 3 (1, d1)) (to e from 3 (1, d1)) (to e from 3 (2, d2)) (to 2 from 3 (1, d3))
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6.4.3. Expiration of the output backoff timer
When the outputBackoffTimer expires, and the messages are already generated (that is, the messages are no longer
‘‘blocked’’ by the [_,_] operator and therefore the output buffer matches MSG MSGS), the messages in the output buffer
are sent into the network one by one, each message with its own nondeterministic delay (NTW-DLY). The timer is turned
off (i.e., set to the infinity value INF) after the last message has been sent:
var MSGS : Configuration . var MSG : Msg . var NTW-DLY : Time .
crl [outputMsg1] :
< j : Machine | outBuffer : MSG MSGS, outputBackoffTimer : 0 >
=>
< j : Machine | outBuffer : MSGS,
outputBackoffTimer : if MSGS == none then INF else 0 fi >
dly(MSG, NTW-DLY)
if µmin <= NTW-DLY and NTW-DLY <= µmax .
If the execution of the transition and the generation of the outgoing messages is not finished when the
outputBackoffTimer expires (that is, the output buffer has the form [msgs, t] for t > 0), the timer is just turned off:
var NZT : NzTime .
rl [turnOffOutTimer] :
< j : Machine | outBuffer : [MSGS, NZT], outputBackoffTimer : 0 >
=>
< j : Machine | outputBackoffTimer : INF > .
6.4.4. End of a transition with possible immediate output
When the execution of a transition and the generation of outgoing messages is finished, the ‘‘delay’’ of the generated
messages in the output buffer is 0. If, in addition, the outputBackoffTimer has expired (is INF), then the messages in
the output buffer are immediately sent into the network one by one, each message with its own delay (rule outPutMsg2);
otherwise the outgoingmessages are kept in the output buffer, but the delaywrappers on the generatedmessages disappear
(rule transitionFinished):
crl [outputMsg2] :
< j : Machine | outBuffer : [MSG MSGS, 0], outputBackoffTimer : INF >
=>
< j : Machine | outBuffer : if MSGS == none then none else [MSGS, 0] fi >
dly(MSG, NTW-DLY)
if µmin <= NTW-DLY and NTW-DLY <= µmax .
var T : Time .
rl [transitionFinished] :
< j : Machine | outBuffer : [MSGS, 0], outputBackoffTimer : T >
=>
< j : Machine | outBuffer : MSGS > .
6.4.5. Environment behavior
Since the environment class Env is a subclass of Machine, the environment inherits the rules for receiving and sending
messages. The ‘‘machine’’ rules for reading the input buffer and executing a transition are replaced by one rule that consumes
the messages in the input buffer, and generates the output nondeterministically so that the environment constraint ce is
satisfied:
var D1 : Deo1 . ... var DME : D
e
ome
.
crl [consumeInputAndGenerateOutput] :
< e : Env | inBuffer : B, roundTimer : 0, wiring : W >
=>
< e : Env | inBuffer : none, roundTimer : T,
outputBackoffTimer : 2 · ϵ monus µmin,
outBuffer : [makeMsg(e,W,(D1, ..., DME)), X-DLY] >
if ce(D1, ..., DME) /\ X-DLY >= αmin and X-DLY <= αmax .
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6.5. Time behavior
The global state of the system has the form {C; t}, where C is the configuration consisting of the objects and messages
in the asynchronous system, and t is the global time.
The tick rule, advancing the global time in the system, is the following modification of the ‘‘usual’’ tick rule for object-
oriented systems [25]:
var C : Configuration . vars T T’ : Time .
crl [tick] : {C ; T} => {delta(C, T, T’) ; T + T’} in time T’ if T’ <= mte(C, T) .
Here, delta is the function that defines how the passage of time affects the state, and mte is the function that defines the
smallest time until a timer becomes zero. These functions are declared as follows:
op delta : Configuration Time Time -> Configuration [frozen (1)] .
op mte : Configuration Time -> TimeInf [frozen (1)] .
These functions distribute over the objects and messages in the state in the expected way (mte of a multiset equals the
smallest mte value of any single object or message in the configuration), and must be defined for individual objects and
messages.
We first define delta: How does time elapse affect the timers? If from time t , time advances by∆, then the local clock
has advanced from cj(t) to cj(t + ∆), that is, by cj(t + ∆) − cj(t), where cj(t) is assumed to be the value T4 given in the
clock attribute:
vars t ∆ T1 T2 T3 T4 T5 : Time . var TI : TimeInf .
eq delta(< j : Machine | roundTimer : T1, outputBackoffTimer : TI, state : [S, T3],
clock : T4, outBuffer : [MSGS, T3] >, t, ∆)
=
< j : Machine | roundTimer : T1 monus (cj(t + ∆) - T4),
outputBackoffTimer : TI monus (cj(t + ∆) - T4),
state : [S, T3 monus ∆],
clock : cj(t + ∆),
outBuffer : [MSGS, T3 monus ∆] > .
eq delta(< j : Machine | roundTimer : T1, outputBackoffTimer : TI, clock : T2,
outBuffer : MSGS >, t, ∆)
=
< j : Machine | roundTimer : T1 monus (cj(t + ∆) - T2),
outputBackoffTimer : TI monus (cj(t + ∆) - T2),
clock : cj(t + ∆) > .
As for mte, the smallest time until a timer expires, it will be the smallest of the mte’s of objects and messages in the
configuration, where the mte of an object is just defined as the smallest time until one of the two timers become zero, or
until the delay on the outgoing messages in the output buffer reaches 0. This is not an executable definition, which reflects
the fact that, as explained in the beginning of Section 6, we model the local clocks and their synchronization axiomatically.
The assumption of monotonicity of the local clock functions is crucial to make this definition of mtewell defined.
Finally, defining delta and mte on messages is trivial:
eq delta(dly(MSG, T1), T2, T) = dly(MSG, T1 monus T) .
eq mte(dly(MSG, T1), T2) = T1 .
6.6. Initial states
We define the initial states of the system to start at time tinit , defined by tinit = T − ϵ. We do not start at time 0 since:
• local clocks could be less than the global clock;
• transitions are only taken (and hence output produced) when input is available.
At global times (i · T )+ tinit , for all i ∈ N, the state components are undelayed and consistent, and all input buffers are full.
What are the ‘‘initial’’ values of the object attributes at time tinit?
• The clock attribute of each object is cj(T − ϵ), and we have 0 ≤ T − 2ϵ < cj(T − ϵ) < T .
• The outputBackoffTimer should be turned off at this time, as all outgoing messages have been sent.
• The roundTimer, which is supposed to expire at each (local) time i · T should be initialized to T − cj(tinit), where it
follows from the above clock values in the initial state that 0 < T − cj(tinit) < 2ϵ.
• The state attribute should be an initial state of the expected sort.
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• The inBuffers are full of messages.
• The outBuffers should be empty.
• There are no messages in transit in the network.
• The local wiring is constant and maps the ports to the input wires as illustrated below.
• The initial input (deo1 , . . . , deome ) from the environment should satisfy the environment constraint ce.
In addition, the input buffers should be consistent w.r.t. the src function. That is, if src(j, l) = src(j′, l′) = (j′′, l′′), then the
data value d in themessage (to j from j′′ (l,d)) in the inBuffer of object jmust equal the data value d′ in themessage
(to j′ from j′′ (l′,d′)) in the inBuffer of object j′.
Example 2. An initial state corresponding to the machine ensemble in Fig. 2 could be the following:
{< 1 : C1 | clock : c1(tinit), roundTimer : T − c1(tinit), outputBackoffTimer : INF,
inBuffer : (to 1 from 3 (1, d3o1)) (to 1 from e (2, d
e
o1)),
outBuffer : none, state : s1, localWiring : 1 --> 3.1 >
< 2 : C2 | clock : c2(tinit), roundTimer : T − c2(tinit), outputBackoffTimer : INF,
inBuffer : (to 2 from 3 (1, d3o3)) (to 2 from e (2, d
e
o2)),
outBuffer : none, state : s2, localWiring : 1 --> e.3 >
< 3 : C3 | clock : c3(tinit), roundTimer : T − c3(tinit), outputBackoffTimer : INF,
inBuffer : (to 3 from 1 (1, d1o1)) (to 3 from e (2, d
e
o1)),
outBuffer : none, state : s3,
localWiring : 1 --> 1.1 ; 1 --> e.1 ; 2 --> e.2 ; 3 --> 2.1 >
< e : Env | clock : ce(tinit), roundTimer : T − ce(tinit), outputBackoffTimer : INF,
inBuffer : (to e from 3 (1, d3o1)) (to e from 3 (2, d
3
o2)) (to e from 2 (3, d
2
o1)),
outBuffer : none, state : *,
localWiring : 1 --> 1.2 ; 1 --> 3.2 ; 2 --> 2.2 >
;
tinit }
for values s1, d1o1 , . . . of appropriate sorts.
7. Correctness of the PALS transformation
Given a typed machine ensemble E with associated environment constraint ce, and performance parameters (including
a vector c⃗ of ϵ-drift clock functions) Γ = (αmin, αmax, µmin, µmax, ϵ, c⃗), we have defined in Section 6 its asynchronous PALS
transformation A(Ece ,Γ ) (written A(E,Γ ) as pointed out in Section 5.2) as an object-oriented Real-Time Maude model.
This section establishes a precise relationship between the synchronous composition ME of the ensemble E defined in
Section 4 and the asynchronous modelA(E,Γ ).
Each synchronous transition step in the synchronous compositionME corresponds to multiple rewrite steps inA(E,Γ ).
The key idea is to define ‘‘bigger’’ transition steps that consist of multiple rewrite steps in A(E,Γ ), so that each of these
bigger transitions corresponds to a single transition step inME .
Definition 6. A state {C;t} inA(E,Γ ) is called stable iff
• all input buffers in C are full,
• all output buffers are empty (none), and
• there are no messages ‘‘in transit’’ in C .
All other states inA(E,Γ ) are called unstable.
Intuitively, a stable state corresponds to a state (s⃗, i⃗) in ME , and a sequence of rewrite steps between two stable states,
reachable from some initial state, corresponds to a transition in ME . However, due to time ticks, there could be a rewrite
sequence from one stable state to another (very similar) stable state that does not correspond to a transition inME .
7.1. The transition system of stable configurations
Definition 7. A behavior inA(E,Γ ) is a sequence
{C0; t0} −→ {C1; t1} −→ {C2; t2} −→ · · ·
of one-step rewrites inA(E,Γ ), where {C0; t0} is an initial state of the form described in Section 6.6.
Definition 8. For {Ci; ti} a state in A(E,Γ ) reachable from some initial state, a path in A(E,Γ ) is an infinite or finite
nonextensible sequence
{Ci; ti} −→ {Ci+1; ti+1} −→ {Ci+2; ti+2} −→ · · ·
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of one-step rewrites in A(E,Γ ). Furthermore, the above path is called time-diverging if and only if for each time value
t ∈ R≥0, there exists a q ∈ N such that tq ≥ t . We denote by Paths(A(E,Γ )){C;t} the set of paths in A(E,Γ ) starting in
{C; t}, and denote by TDPaths(A(E,Γ )){C;t} the set of time-diverging paths.
The following theorem, whose proof is given in the Appendix, shows that it is impossible to reach a deadlock state in
A(E,Γ ), and that Zeno behaviors are not forced by the specification of A(E,Γ ) due to some design error, but are always
avoidable.
Theorem 1. Let {C0; t0} be an initial stable state inA(E,Γ ). Then, any finite rewrite sequence
{C0; t0} −→ {C1; t1} −→ {C2; t2} −→ · · · −→ {Cn; tn}
inA(E,Γ ) can be extended into a time-diverging path in TDPaths(A(E,Γ )){C0;t0}.
Definition 9. Let Stable(A(E,Γ )) denote both the set of states and the transition system whose states are the stable states
ofA(E,Γ ), and where ‘‘big step’’ stable transitions, denoted
{C ; t} −→st {C ′ ; t ′}
are defined as follows: {C; t} −→st {C ′; t ′} iff there exists a behavior ofA(E,Γ ) of the form
{C0; t0} −→ {C1; t1} −→ · · · −→ {Cn; tn} −→ {Cn+1; tn+1} −→ · · ·
and numbers k, k′ with k < k′ such that
• C = Ck and C ′ = Ck′ are stable configurations, t = tk and t ′ = tk′ , and
• {Ck; tk} −→ {Ck+1; tk+1} −→ · · · −→ {Ck′; tk′} is a subsequence of rewrites in such a behavior such that
– the sequence contains at least one application of an instantaneous rewrite rule, and
– if Cj is not a stable state, for k < j < k′, then there is no j < l < k′ such that Cl is a stable state.
These two conditions imply that for some k < j < k′, for all k ≤ i < j, all states {Ci; ti} are stable; and for all j ≤ l < k′
all states {Cl; tl} are unstable.
7.2. Relating the synchronous and asynchronous models
In this section we prove that Stable(A(E,Γ )) and Ece are bisimilar by first relating stable states to states in the
synchronous ensemble composition, and then by showing that each synchronous transition has a corresponding stable
transition, and vice versa. This bisimilarity is then lifted to the level of Kripke structures to show that Stable(A(E,Γ )) and Ece
satisfy the same temporal logic properties. Furthermore,we then expand this important result to prove a similar equivalence
for satisfaction of temporal logic properties in the entire asynchronous systemA(E,Γ ).
The relation between a stable state and the corresponding state in the synchronous composition is fairly obvious:
Definition 10. Let sync : Stable(A(E,Γ )) → SE ×DEi be a function that maps each stable state of the asynchronous model
to the corresponding state of the synchronous system as follows:
• The local state of each object j, given in the object’s state attribute, determines the local state inMj. This is well defined,
since in a stable state, the state attribute does not have a ‘‘delayed’’ value.
• The messages in the input buffers determine the state of the environment input and feedback wires using the functions
fout j, j ∈ J defined in Definition 3 of Section 4.
More precisely, sync({C; t}) is defined to be the tuple
(((s1, . . . , sj), ((d1o1 , . . . , d
1
om1
), . . . , (djo1 , . . . , d
j
omj
))), (deo1 , . . . , d
e
ome
))
where:
• the state attribute of the object i has the value si in C ,
• dik (for i ≠ e) equals ∗ iff for all ‘‘connections’’ of the form k --> o.p (for the given k) in the localWiring attribute of
object i in C , the object o is the identifier of the environment object of class Env, and
• otherwise, dik, for i ∈ J ∪ {e}, equals the value d in a message
to l from i (p, d)
in the inBuffer of object l in C for some l, p for which the localWiring attribute of object i contains a connection
k --> l.p.
The requirement that the messages in the inBuffers in the initial states are ‘‘wiring consistent’’ (see Section 6.6) ensures
that sync is well-defined for all reachable stable states.
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Example 3. Let {C0 ; tinit} be the initial state given in Example 2. Then sync({C0 ; tinit}) is the machine ensemble in Fig. 2,
where the internal state of machine Mi is si, where the value in the feedback wire from M1 to M3 is d1o1 , and so on. That is,
sync({C0 ; tinit}) is the tuple
(((s1, s2, s3), (d1o1 , ∗, (d3o1 , ∗, d3o3))), (deo1 , deo2)).
Theorem 2. The function sync defines a bisimulation between the transition systems Stable(A(E,Γ )) and Ece=(SE×DEi ,−→E ).
Proof. We need to prove:
(1) If (s⃗, i⃗) −→E (s⃗′, i⃗′), then, for each stable state c such that sync(c) = (s⃗, i⃗), there must exist a transition c −→st c ′ of
stable states c, c ′ such that sync(c ′) = (s⃗′, i⃗′).
(2) If c −→st c ′, then it must be the case that sync(c) −→E sync(c ′).
These two properties are proved in Appendix as, respectively, Lemmas 8 and 9. 
The abovebisimulationhas a very important consequence at the level of temporal logic properties. As already explained in
Section 4.4, the satisfaction of atomic propositionsAP in an ensembleE can be specified by a labeling function L : SE×DEi −→
P (AP), giving rise to a Kripke structure (Ece , L). Likewise, we can define ‘‘the same’’ atomic predicates on the corresponding
stable states of Stable(A(E,Γ )) just by using as our labeling the composed function sync ; L : Stable(A(E,Γ )) −→ P (AP).
In this way, we obtain the two closely-related Kripke structures (Ece , L) and (Stable(A(E,Γ )), sync ; L). The importance
of Theorem 2 for formal verification purposes is that it has as an immediate corollary the following result, reducing the
verification of CTL∗(AP) properties in (Stable(A(E,Γ )), sync; L) to the much simpler verification of such properties on
(Ece , L).
Theorem 3. For any formula φ ∈ CTL∗(AP) and for any stable initial configuration {C0; t0} of the form described in Section 6.6,
we have
(Stable(A(E,Γ )), (sync; L)), {C0 ; t0} |= φ
⇕
(Ece , L), sync({C0 ; t0}) |= φ.
Proof. The function sync defines not only a bisimulation between transition systems, but also one between the Kripke
structures (Stable(A(E,Γ )), sync ; L) and (Ece , L), since if sync({C ; t}) = s, then {C ; t} and s satisfy the same atomic
propositions in their respective Kripke structures, since (sync ; L)({C ; t}) = L(sync({C ; t})) = L(s). It is well-known that
bisimilar structures satisfy the same CTL∗ formulas (see, e.g., [8]). 
We are now ready to state and prove the fullest semantic equivalence between satisfaction of temporal logic properties
in Ece and inA(E,Γ ). The practical importance of this semantic equivalence resides in the fact that, due to the great amount
of concurrency inA(E,Γ ), the increase in the number of states when passing from Ece toA(E,Γ ) is typically exponential,
which easily makes the model checking of A(E,Γ ) unfeasible, whereas model checking the much simpler model Ece may
in fact be feasible. Of course, A(E,Γ ) has many ‘‘unstable’’ states that do not correspond to any states in Ece . Therefore, a
temporal logic property ϕ ∈ CTL∗(AP) of Ece , when evaluated inA(E,Γ ) has somehow to be restricted to the stable states
in order to be meaningful. This is accomplished by a related formula ϕstable as explained below. Recall that, as explained in
Footnote 8, A(E,Γ ) together with a labeling function L′ define a Kripke structure that we also denote (A(E,Γ ), L′). The
following theorem states that any CTL∗ property ϕ about the Kripke structure (Ece , L) associated to the ensemble E has a
semantically equivalent property ϕstable at the level of the Kripke structure (A(E,Γ ), L′) associated to the asynchronous
system A(E,Γ ), when the labeling function L′ satisfies the requirements explained in the theorem. Of course, because of
stuttering, ϕstable does not contain the next operator⃝; however, ϕ canmake use of the next operator, giving us full freedom
to express and verify CTL∗ properties at the level of the synchronous system specified by E .
Theorem 4. Given a formula ϕ ∈ CTL∗(AP), and assuming that a new state predicate stable ∉ AP characterizing stable states
has been defined, then there is a formula ϕstable ∈ CTL∗ \ {⃝}(AP ∪ {stable}) (qualifying ϕ so that its evaluation is essentially
restricted to stable states) defined recursively as follows:
astable = a, for a ∈ AP
(¬ϕ)stable = ¬ (ϕstable)
(ϕ1 ∧ ϕ2)stable = ϕ1stable ∧ ϕ2stable
(ϕ1 U ϕ2)stable = (stable → ϕ1stable) U (stable ∧ ϕ2stable)
(⃝ϕ)stable = stable U (¬stable ∧ (¬stable U (stable ∧ ϕstable)))
(∀ ϕ)stable = ∀ ϕstable
such that for each stable state s inA(E,Γ ) reachable from initial states defined in Section 6.6, we have
(A(E,Γ ), L′), s |= ϕstable ⇐⇒ (Ece , L), sync(s) |= ϕ,
where CTL∗\{⃝}(AP ∪{stable}) formulas are interpreted in (A(E,Γ ), L′) under the time-diverging path semantics, and where
L′ : TA(E,Γ )GlobalSystem → P (AP ∪ {stable}) is a labeling function satisfying L′(s) = L(sync(s))∪ {stable}when s is a stable state,
and stable ∉ L′(s) otherwise.
The proof of Theorem 4 is given in the Appendix.
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8. Optimality results
This section shows that the period T = 2ϵ + µmax +max(αmax, 2ϵ − µmin) is the smallest possible for PALS.
Proposition 1. Assume that each object reads its input buffer at its local time t0, and at that time starts performing a transition
and generating new messages. To ensure that all such generated messages are read by all other objects at or before their local
times t0 + T , we must have
T ≥ 2ϵ + µmax + αmax.
Proof. Assume for a proof by contradiction that T is strictly smaller than 2ϵ+µmax+αmax. Then, T = 2ϵ+µmax+αmax−∆
for some∆ > 0. Furthermore, let k be a number k ≥ 3 such that∆ < k · ϵ.
Now, assume two objects with local clocks c1 and c2 such that c1(t0+ ϵ− ∆k ) = t0 and c2(t0+ T − ϵ+ ∆k ) = t0+ T . That
is, at global time t0 + ϵ − ∆k , the object 1 generates messages that should arrive no later than at global time t0 + T − ϵ + ∆k ,
when object 2 reads messages for the next round. However, it is easy to see that, in the worst case (longest execution time
and network delay), the messages from object 1 arrive at global time t0 + ϵ − ∆k + µmax + αmax, which is strictly later than
global time t0 + T − ϵ + ∆k = t0 + ϵ + µmax + αmax − (k−1)∆k , since (k−1)∆k > ∆k for k ≥ 3, so that object 2 misses the
messages sent from object 1. 
Proposition 1 proves optimality of T when αmax ≥ 2ϵ − µmin. For the converse, and highly unlikely, case where
2ϵ − µmin > αmax, it is harder to claim a ‘‘general’’ optimality result. PALS uses a backoff timer to avoid that messages
arrive too early. One could imagine variations of PALS where no such backoff timers are used, but where messages are
instead equipped with, e.g., sequence numbers denoting the round in which they were generated. In such cases, a backoff
timer would not be needed, and T ≥ 2ϵ + µmax + αmax might suffice as the smallest period.
However, if we want to ensure that each message arrives in the right round by using backoff timers, then the backoff
timers must be set to at least 2ϵ − µmin:
Proposition 2. To ensure that a message generated in round i (i.e., at local time i · T) does not arrive too early (i.e., is read by
another object at that object’s local time i · T), the message must not be sent before local time i · T + 2ϵ − µmin.
Proof. Assume that object 1 sends a message to object 2 before local time i · T + 2ϵ − µmin. That is, it sends the messages
at its local time i · T + 2ϵ − µmin −∆ for some∆ > 0. Again, we let k ≥ 3 be some number such that∆ < k · ϵ.
Furthermore, suppose that c1(i · T +2ϵ− ϵ+ ∆k −µmin−∆) = i · T +2ϵ−µmin−∆. That is, the messages from object 1
are sent at global time i · T + 2ϵ − ϵ + ∆k −µmin−∆. With the smallest possible network delay, these messages may arrive
at global time i · T + ϵ − (k−1)∆k , whereas it could be the case that c2(i · T + ϵ − ∆k ) = i · T , and, therefore, object 2 would
read the messages from object 1 one round too early. 
The optimality of the period follows immediately:
Proposition 3. If each message for round i+ 1 is sent no earlier than at local time i · T + 2ϵ − µmin, then we must have
T ≥ 4ϵ + µmax − µmin
to ensure that each object has received these messages at its local time i · T + T .
Proof. Assume for a counterexample that T = 4ϵ+µmax−µmin−∆ for∆ > 0with∆ < k ·ϵ for some k ≥ 3. Let us assume
two objectswith local clocks c1 and c2, where c1(i·T+2ϵ−µmin+(ϵ− ∆k )) = i·T+2ϵ−µmin. That is, object 1 does not send its
messages for round i+1 earlier than at global time i·T+2ϵ−µmin+(ϵ− ∆k ). In theworst case, thesemessages arrive at global
time i ·T+3ϵ−µmin+µmax− ∆k . However, it couldwell be the case that c2(i ·T+T−ϵ+ ∆k ) = i ·T+T . That is, themessages
arriving at time i·T+3ϵ−µmin+µmax− ∆k arrive later than the global time i·T+T−ϵ+ ∆k = i·T+3ϵ+µmax−µmin− (k−1)∆k
when object 2 reads its messages for round i+ 1. 
9. An avionics case study
To illustrate the benefits of PALS for model checking verification, we have modeled in Maude and Real-Time Maude,
respectively, an (untimed) synchronous version and a simplified (timed) asynchronous PALS version of an active standby
avionics system for deciding which of two computer systems is active in an aircraft. The active standby system is in essence
a synchronous design, but must be realized as an asynchronous distributed system for fault tolerance reasons. Our models
are based on an AADL [32] model for active standby developed by Abdullah Al-Nayeem at UIUC of a similar active standby
specification developed by Steve Miller and Darren Cofer at Rockwell-Collins. The active standby system is extensively
discussed in [22].
As explained in Section 9.1, the active standby system consists of three components. We have defined in Maude the
synchronous composition of these three components, and have defined in Real-Time Maude a much simplified PALS-based
asynchronous model of the active standby system. The simplifications in the PALS-based model include: (i) perfect and
perfectly synchronized clocks, (ii) discrete time, (iii) the execution time of a transition and the minimum network delay are
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Fig. 4. The architecture of the active standby system.
both 0, and (iv) the maximum network delay is a parameter of the system. As explained in Section 9.2, the synchronous
model has 185 reachable states and model checks in less than a quarter of a second, whereas even the much simplified
asynchronous model, with maximum messaging delay zero, has more than 3 million reachable states and takes more than
half an hour to model check. If the messaging delay can be either 0 or 1, then the simple asynchronous system has a huge
number of reachable states exceeding the memory capacity (8 GB RAM) of the server machine on which we performed the
model checking experiments.12
Since the active standbymodel is quite small, and even a very simple asynchronous version of it cannot bemodel checked,
this example illustrates the practical impossibility of directly model checking DES systems, except in extremely simplified
cases. The great advantage of PALS and of Theorem 4 is that they provide an indirect method for formally verifying DES
systems of the general style described in this paper by model checking their synchronous designs.
9.1. The active standby system
The active standby system is a simplified example of a fault-tolerant avionics system. In integratedmodular avionics (IMA),
a cabinet is a chassis with a power supply, internal bus, and general purpose computing, I/O, and memory cards. Aircraft
applications are implemented using the resources in the cabinets. There are always two or more cabinets that are physically
separated on the aircraft so that physical damage (e.g., an explosion) does not take out the computer system. The active
standby system considers the case of two cabinets and focuses on the logic for deciding which side is active. While one side
is active, the other side remains passive. The two sides receive inputs through communication channels. Each side could fail,
but it is assumed that both sides cannot fail at the same time. A failed side can recover after failure. In case one side fails,
the non-failed side should be the active side. In addition, the pilot can toggle the active status of these sides. Each side is
dependent on other system components. In this example, the full functionality of each side is dependent on these two sides’
perception of the availability of these system components. Only a fully functional/available side should be active, while the
other side is alive but not fully functional.
As alreadymentioned, ourmodels of active standby are based on amodel, defined using the avionics standard AADL [32],
developed by Abdullah Al-Nayeem. The architecture of the system is shown in Fig. 4. The system consists of three
components: Side1, Side2, and Environment. Side1 and Side2 encapsulate the behaviors of the two sides. The Environment
component can be considered as an abstract representation of other non-specified components that interact with Side1 and
Side2. The design of the Active Standby system is globally synchronous; i.e., Side1, Side2, and Environment all have the same
period and dispatch at the same time. Each time Environment dispatches, it sends 5 Boolean values, one through each of its
out ports shown in Fig. 4. These values are nondeterministically generated, with the following constraints:
(1) two sides cannot fail at the same time, and
(2) a failed side cannot be fully available.
Therefore, in each round, the environment can nondeterministically generate any one of 16 different 5-tuples of Boolean
values. It is also worth remarking that the connections between the two sides are ‘‘delayed’’ connections; a message sent in
one round is read by the other side in the next round.
Important properties that the Active Standby system should satisfy according to [22] are:
R1: Both sides should agree onwhich side is active (providedneither side has failed, the availability of a side has not changed,
and the pilot has not made a manual selection).
12 To avoid any possibility of incurring a slight overhead by using Real-Time Maude instead of (core) Maude, we have actually analyzed both models in
(core) Maude. Furthermore, we have removed from the analyses external features, such as the ‘‘system clock’’, that could add anything to the state space,
and have further optimized the asynchronousmodel asmuch as possible, to ensure that the number of stateswe see indeed is the smallest possible number
of states reachable in the asynchronous system.
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R2: A side that is not fully available should not be the active side if the other side is fully available (again, provided neither
side has failed, the availability of a side has not changed, and the pilot has not made a manual selection).
R3: The pilot can always change the active side (except if a side is failed or the availability of a side has changed).
R4: If a side is failed the other side should become active.
R5: The active side should not change unless the availability of a side changes, the failed status of a side changes, or manual
selection is selected by the pilot.
9.2. Synchronous and asynchronous models of active standby in Maude
To illustrate the usefulness of the PALSmethodology,wehavemodeled both the synchronous and a simplified PALS-based
asynchronous version of the active standby system in, respectively, Maude and Real-Time Maude. In this section we just
give a brief overview of these executable models; they are explained in detail in the technical report [20], where the entire
executable models are also given. All the specifications can also be found online at http://www.ifi.uio.no/RealTimeMaude/
PALS.
9.2.1. The synchronous model
We have defined the synchronous system in an object-oriented style, where the two sides and the environment are
modeled as objects; furthermore, each output port is modeled by an object that contains the value sent from the source.
Although PALS supports nondeterministic machines, in this case study, the two sides are deterministic; the transitions of
the machines can therefore be modeled by a function performTrans.
The synchronous model has only one rewrite rule:
subsort EnvOutput < EnvOutputs .
op _;_ : EnvOutputs EnvOutputs -> EnvOutputs [ctor assoc comm] .
var ENVOUTPUT : EnvOutput . var RESTOUTPUT : EnvOutputs . var : Configuration .
crl [step] :
{SYSTEM} => {genOutput(performTrans(envoutput(ENVOUTPUT, SYSTEM)))}
if ENVOUTPUT ; RESTOUTPUT := possibleEnvOutputs .
The constant possibleEnvOutputs denotes the set of all 16 possible environment outputs, and is modeled as a set
with an associative and commutative set union operator _;_. The variable ENVOUTPUT, of the sort EnvOutput denoting
environment outputs, can therefore match any one of these 16 environment outputs. The operator {_} encloses the entire
state. Therefore, in each round, this rule first generates the environment output nondeterministically, these environment
values are then entered into the appropriate output ports (envoutput), and the transition function is applied to each
side object (and all output ports) (performTrans) by just applying the transition function to each single side object, and,
finally, the outputs from the side objects are entered into the corresponding output ports (genOutput; this must obviously
be done after the transitions have been performed). The above functions are all declared to be partial functions of sort
Configuration to ensure that they are indeed applied in the above stated order.
We next present our synchronousMaudemodel inmore detail. For example, the side 1 of the active standby specification
is modeled as an object of the following class:
class Side1 | state : Location, prevS2AS : Nat, prevManualSwitch : Bool, nexts1as : Data .
sort Location . --- local states
ops initState side1Failed side2Failed side1Wait side2Wait side1Active
side2Active : -> Location [ctor] .
The first three attributes correspond to the state variables of side 1 in the AADL specification; state denotes the local
‘‘state’’ of the object, prevS2AS denotes the previous value received from the side2ActiveSide connection from side
2, and prevManualSwitch is true iff the pilot did a manual selection in the previous round. The attribute nexts1as
denotes the next value that the side 1 object should send to side 2 along its side1ActiveSide connection at the end of
an iteration. (This next value is set when a transition is executed, but at that time the actual link cannot be set to that new
value, to ensure that side 2 reads the previous value in its current round when side 2 performs the transition.)
The communication links are modeled as objects characterized by the output port of the sender and the current value it
holds; this value has the form data(n), for n ∈ {0, 1, 2}, or data(b), for b a Boolean value:
op [port_from_has value_] : Oid Oid Data -> Object [ctor] .
The function performTrans defines the transition function for each side. It takes the entire configuration as argument,
and changes the internal state of the objects modeling the sides, but leaves the port objects unchanged:
op performTrans : Configuration ~> Configuration .
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For example, the following equation defines the transition function for side 1when side 1 is in local state side1Failed.
In the transitions modeled below, the value sent from the environment in this iteration through its side1Failed port
(abbreviated to s1F in our model) is false, the value sent at the end of the previous iteration from side 2 through
its side2ActiveSide port (abbreviated to s2AS) is I =/= 0, and the value sent by the environment through its
manualSelection (mS) port is any Boolean value B1. The transition takes the side 1 object to its local state side1Wait,
sets its prevManualSwitch attribute to the received value B1, and sets its prevS2AS attribute to the received s2AS value
I. At the endof the round, side 1 should send the value1, through itsside1ActiveSide (s1AS) port. As alreadymentioned,
the function performTrans does not set the output value explicitly, but only sets its internal attribute nexts1as to 1. The
functionperformTrans is then applied recursively to the rest of configuration, to execute the transition for the side 2 object
as well, if that has not already been done.
vars CONF REST : Configuration . var I : Int . var B1 : Bool .
ceq performTrans(< side1 : Side1 | state : side1Failed >
[port s1F from e has value data(false)]
[port s2AS from side2 has value data(I)]
[port mS from e has value data(B1)]
REST)
=
< side1 : Side1 | state : side1Wait, prevManualSwitch : B1,
prevS2AS : I, nexts1as : data(1) >
performTrans([port s1F from e has value data(false)]
[port s2AS from side2 has value data(I)]
[port mS from e has value data(B1)]
REST)
if I =/= 0 .
The 19 equations of the same style that define the transitions for side 1 are given in [33].
Finally, after the transition function has already been applied to both objects, it becomes the identity function on the
remaining configuration:
eq performTrans(CONF) = CONF [owise] .
The relationship between such a Maude model and the corresponding machine ensemble is mostly straight-forward:
a machine corresponds to an object in the model, with the state of a single machine given by the current values of the
corresponding object’s attributes, the ‘‘ports’’ objects contain the values of the ‘‘feedback’’ wires, and so on. Therefore, for
any state {t} reachable from some appropriate initial state {t0}, we have the obvious function π such that π(t) equals the
corresponding state s⃗ of the synchronous machine ensemble. In particular, if we have a transition (s⃗, i⃗) −→Ece (s⃗′, i⃗′) in an
ensemble E , there is also a corresponding rewrite {t} −→ {t ′} in the Maude model, with π(t) = s⃗ and π(t ′) = s⃗′. And
conversely, if a {t} −→ {t ′} is a rewrite in the Maude model with π(t) = s⃗ and π(t ′) = s⃗′, there exist inputs i⃗ and i⃗′ from
the environment such that (s⃗, i⃗) −→Ece (s⃗′, i⃗′).
Furthermore, the state {t} also contains the channels from the environment, so that we can extract from a state {t} the
input from the environment that took us to the current state. Let inp(t) denote the last input from the environment that can
be observed in the state {t}. Then, a transition (s⃗, i⃗) −→Ece (s⃗′, i⃗′) corresponds to a rewrite step {t} −→ {t ′}withπ(t) = s⃗
and π(t ′) = s⃗′, and with inp(t ′) = i⃗. That is, we can observe in the resulting state {t ′} the input i⃗ from the environment that
took us from {t} to {t}′. The reason is that the environment input is generated ‘‘during’’ a rewrite step (by the function
envoutput).
9.2.2. The asynchronous model
As already mentioned, we have modeled in Real-Time Maude a much simplified PALS-based distributed asynchronous
version of the active standby system. We have made the following simplifying assumptions:
• The time domain is discrete.
• The clocks all advance at the same rate and are perfectly synchronized.
• The time to perform a transition, including reading from the input buffer and writing to the output buffer, is zero.
• The minimummessage delay is zero, and the maximummessaging delay is a parameter constant maxMsgDelay.
The behavior of the asynchronous system can then be summarized as follows:
• The length of each PALS period is maxMsgDelay+ 2.
• When a new round starts, an object reads the incoming messages from its input buffer, performs the transition, thereby
changing its internal state and generating output messages, which are placed in the object’s output buffer.
• One time unit after the start of the PALS period, each object sends its output messages from the output buffer into the
network in one step.
• When an object receives a message, the message is stored in the object’s input buffer.
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In our model, we define ‘‘PALS wrappers’’ as object instances of the following class:
class PalsWrapper | roundTimer : Time, inputBuffer : Configuration, outputBuffer : Configuration,
outputBackoffTimer : TimeInf, machine : Object .
The machine attribute denotes the object modeling the actual component, and the other attributes are as in Section 5.
The rewrite rules in this model are straightforward. The following rule reads an incoming message and puts it into the
input buffer13:
rl [readMsg] :
dly(msg D from port P of O’ to O), T)
< O : PalsWrapper | inputBuffer : MSGS >
=>
< O : PalsWrapper | inputBuffer : MSGS (msg D from port P of O’ to O) > .
When the round timer expires, messages are read from the input buffer, the transition is performed and output is put
into the output buffer, and the output timer is set to 1:
crl [executeTransitionSide1] :
< side1 : PalsWrapper | roundTimer : 0, inputBuffer : MSGS,
machine : (< side1 : Side1 | state : L1, prevS2AS : N1,
prevManualSwitch : B1, nexts1as : data(0) >) >
=>
< side1 : PalsWrapper | roundTimer : palsRound, inputBuffer : none,
machine : (< side1 : Side1 | state : L2, prevS2AS : N2,
prevManualSwitch : B2, nexts1as : data(0) >),
outputBuffer : dly(msg D2 from port s1AS of side1 to side2, maxMsgDelay),
outputBackoffTimer : 1 >
if < side1 : Side1 | state : L2, prevS2AS : N2, prevManualSwitch : B2, nexts1as : D2 >
C:Configuration
:= performTrans(< side1 : Side1 | state : L1, prevS2AS : N1,
prevManualSwitch : B1, nexts1as : data(0) >
changeForm(MSGS)) .
The function performTrans is the transition function for the components defined for the synchronous model (and hence
changeForm is needed to transformmessages intomachine inputs in corresponding ‘‘wires’’). The rule forside2 is entirely
similar. The rule for the environment is also straightforward:
crl [envRound] :
< e : PalsWrapper | roundTimer : 0 >
=>
< e : PalsWrapper | roundTimer : palsRound, outputTimer : 1
outputBuffer :
(dly(msg data(B1) from port s1F of e to side1, maxMsgDelay)
dly(msg data(B2) from port s2F of e to side2, maxMsgDelay)
dly(msg data(B3) from port mS of e to side1, maxMsgDelay)
dly(msg data(B3) from port mS of e to side2, maxMsgDelay)
dly(msg data(B4) from port s1FA of e to side1, maxMsgDelay)
dly(msg data(B4) from port s1FA of e to side2, maxMsgDelay)
dly(msg data(B5) from port s2FA of e to side1, maxMsgDelay)
dly(msg data(B5) from port s2FA of e to side2, maxMsgDelay)) >
if env(B1, B2, B3, B4, B5) ; ENVOUTPUTS := possibleEnvOutputs .
In the following rule, the messages in the output buffer are sent into the network in one step:
rl [send] :
< O : PalsWrapper | outputTimer : 0, outputBuffer : MSGS >
=>
< O : PalsWrapper | outputTimer : INF, outputBuffer : none >
MSGS .
Finally, the tick rule advances time by one time unit in each tick step:
crl [tick] : {CONF} => {delta(CONF, 1)} in time 1 if 1 <= mte(CONF) .
13 The second argument of the dly operator shows the maximum remaining delay of the message.
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9.3. Comparing the performance of model checking the synchronous and asynchronous models
We have compared the number of reachable states in our twomodels, as well as the execution times for model checking
analysis. We have chosen an invariant to compare the model checking performance in the synchronous and asynchronous
models. Model checking an invariant requires exhaustive search of all reachable states and is therefore not subject to
peculiarities in the search strategy that can make the model checking performance of other LTL properties in two different
models less predictable, so that performance comparisons become less reliable. The invariant we analyze is that when a side
is failed, it will only transmit the value 0.
In the synchronous model, the number of states reachable from the initial state is 185, and both reachability analysis and
LTL model checking take less than a second on a 1.86 GHz server with 8 GB RAM.
We model check the invariant on the asynchronous model first with no messaging delay. With instantaneous message
transmission, we could model check the system in 33 min, and Maude shows that there are then 3,047,832 reachable states.
If we restrict the environment to 12 instead of 16 possible different outputs (by not allowing side 1 to fail), then Maude
shows that there are 1,041,376 reachable states, and it takes about 190 s to search the entire state space. If we further restrict
the environment so that no side can fail, then we get 243,360 reachable states that can be analyzed in 30 s.
We have also analyzed the asynchronous model for maximal messaging delay 1. That is, each message may take either
zero or one time units to arrive. In this case, exhaustive state space exploration was aborted by the operating system after
two hours, most likely due to the execution using up toomuchmemory. Restricting to 12 environment possibilities showed
that 1,496,032 stateswere reachable from the given initial state. The analysis took 420 s of cpu time.With only eight different
environment possibilities, the numbers were 349,856 reachable states and 52 s.
These numbers are summarized in the following table (where the command executed is the search command that
searches for a state violating the invariant described above):
Model Max.msg.dly 8 env. possibilities 12 env. poss. 16 env. poss.
# states ex.time # states ex.time # states ex.time
Synchr. n/a 47 0.04 s 107 0.1 s 185 0.2 s
Asynchr. 0 243,360 30 s 1,041,376 190 s 3,047,832 2000 s
Asynchr. 1 349,856 52 s 1,496,032 420 s aborted
To conclude, whereas the synchronous version can be model checked in less than one second, only the simplest possible
distributed asynchronous version can be feasibly model checked.
It is worth remarking that the system is not particularly large: 10messages are sent in each round; the number of internal
states of each machine is bounded by 6 · 3 · 2 = 36; the data in the messages are either Boolean values or a natural number
between 0 and 2; time is discrete; executions and message transmissions are instantaneous (when maxMsgDelay is 0;
otherwise message delays are either 0 or 1); and there are no clock skews. Furthermore, there is nothing special about our
model that causes the state space explosion; indeed, the multiple messages generated by an object are all generated in
one step, and are also sent into the network in one step. The main factor contributing to the state space explosion is the
great number of interleavings caused by the intrinsic concurrency of the asynchronous system, since there are of course
10! different orders in which messages in one round can be received. Although in some cases this combinatorial explosion
can be partially tamed by model checking techniques such as partial order reduction and (for systems exhibiting a good
degree of symmetry) symmetry reduction (see, e.g., [8]), the great advantage of PALS and of Theorem 4 is that they offer the
possibility of avoiding such an explosion altogether, by reducing the (generally unfeasible) model checking of asynchronous
DES systems of the style described in this work to that of their much simpler synchronous designs.
9.4. Model checking the requirements R1–R5
This section gives a brief summary of our model checking analyses of the synchronous model w.r.t. the requirements
R1–R5. Theorem 4 in Section 7 then gives, for each of the Ri, 1 ≤ i ≤ 5, the corresponding property Ristable for the
asynchronous model, which is then indirectly model checked by model checking Ri in the synchronous model. A detailed
discussion of the model checking analyses, including the formal definition of the state predicates in the formulas below, can
be found in [20].
9.4.1. Requirement R1
Both sides should agree on which side is active (provided neither side has failed, the availability of a side has not changed,
and the pilot has not made a manual selection).
By ‘‘side i being active’’ we assume that what is meant is that side i sends its number to the other side through its
sideiactiveSide port; this value is given in the nextias attribute of the sidei object. The parameterized atomic
proposition side_active can therefore be defined as follows:
op side_active : Nat -> Prop [ctor] .
eq {CONF < side1 : Side1 | nexts1as : data(N) >} |= side 1 active = (N == 1) .
eq {CONF < side2 : Side2 | nexts2as : data(N) >} |= side 2 active = (N == 2) .
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We can then define what it means that both sides agree on which side is active:
op agreeOnActiveSide : -> Prop [ctor] .
eq {CONF < side1 : Side1 | nexts1as : data(N1) > < side2 : Side2 | nexts2as : data(N2) >}
|= agreeOnActiveSide = N1 == N2 and N1 =/= 0 .
Likewise, we can define state predicates side 1 availChanged (the full availability of side 1 has just changed),
side 2 availChanged, changeInAvailability (the full availability at least one of the sides has just changed),
manSelectPressed (the pilot has just toggled the manual switch), and side i failed. We can combine these state
predicates into formulas stating, respectively, that neither side has failed and that there is no change in the assumptions14:
ops neitherSideFailed noChangeAssumption : -> Formula .
eq neitherSideFailed = (~ side 1 failed) /\ (~ side 2 failed) .
eq noChangeAssumption = ~ changeInAvailability /\ ~ manSelectPressed /\ neitherSideFailed .
We are now ready to formally define requirement R1. However, as explained above, it is the passive side that monitors
the manual selection and fully available values from the environment. When the passive (or standby) side realizes that the
active side should change, it notifies the currently active side. This notification will arrive in the next iteration, so there is
a round in which each side thinks that it is active. The best we can hope for is that they agree either in this round or in the
next; furthermore, if one side fails in the next round, then we may still not have an agreement, so the following is the best
we can hope for:
op R1 : -> Formula .
eq R1 = [] (noChangeAssumption -> (agreeOnActiveSide \/ O (neitherSideFailed -> agreeOnActiveSide))) .
Indeed, model checking this property returns true (in about 0.8 s), so the property holds:
Maude> (red modelCheck(init, R1) .)
rewrites: 102954 in 829ms cpu (837ms real) (124097 rewrites/second)
result Bool : true
9.4.2. Requirement R2
A side that is not fully available should not be the active side if the other side is fully available (again, provided neither side
has failed, the availability of a side has not changed, and the pilot has not made a manual selection).
This property obviously does not hold as stated; the standby side monitors full availability, and hence the change of active
side might be delayed by one round. Therefore the formula R2a is the best we can hope for side 1:
op R2a : -> Formula .
eq R2a = [] ((noChangeAssumption /\ side 1 fullyAvailable /\ ~ side 2 fullyAvailable)
-> (~ side 2 active \/ O (noChangeAssumption -> ~ side 2 active))) .
Model checking shows (again in 0.8 s) that R2a holds in our model:
Maude> (red modelCheck(init, R2a) .)
rewrites: 101703 in 812ms cpu (814ms real) (125160 rewrites/second)
result Bool : true
We have model checked similar formulas for side 2, but the property does not hold. The counterexamples provided by
Maude’s model checker allowed us to analyze the failures of the property for side 2 (see [20]); it may take as much as four
steps to reach the desired state after side 1 is no longer fully available. Therefore, the best we can hope for side 2 is:
op R2b : -> Formula .
eq R2b
= [] ((noChangeAssumption /\ side 2 fullyAvailable /\ ~ side 1 fullyAvailable)
-> (~ side 1 active \/
O (noChangeAssumption -> (~ side 1 active \/
O (noChangeAssumption -> (~ side 1 active \/
O (noChangeAssumption -> (~ side 1 active \/
O (noChangeAssumption -> ~ side 1 active))))))))) .
Model checking this property returns true (in 0.8 s). The reason for the difference in the sides seems to be due to the
fact that the sides are asymmetric in their failure recovery. After a failure, there is bias towards side 1 being the active side.
14 Notice that ˜ denotes negation of Maude’s LTL formulas.
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9.4.3. Requirement R3
The pilot can always change the active side (except if a side is failed or the availability of a side has changed).
It is unclear what is meant by ‘‘The pilot can always change the active side’’. It is obvious that the pilot can always request the
switch; however, the request may be ignored, because it contradicts the requirement that if one side is fully available and
the other one is not, then the fully available side should be the active side. Given that it is easy to see that the environment
always can generate amanual selection request, we interpret requirement R3 as follows:
If both sides agree on the active side, both sides are fully available, and then the manual selection is activated (and there is
still no lack of availability), then the active side should change either immediately, or, at latest, in the next round (unless
there are failures or lack of availability).
This interpretation can be formalized as the following LTL formula R3a:
op R3a : -> Formula .
eq R3a =
[] ((side 1 fullyAvailable /\ side 2 fullyAvailable /\ agreeOnActiveSide)
->
( (side 1 active
-> O ((manSelectPressed /\ side 1 fullyAvailable /\ side 2 fullyAvailable)
-> (side 2 active \/ O (noChangeAssumption -> side 2 active))))
/\ (side 2 active
-> O ((manSelectPressed /\ side 1 fullyAvailable /\ side 2 fullyAvailable)
-> (side 1 active \/ O (noChangeAssumption -> side 1 active)))))) .
Model checking this formula returns a counterexample, in which both sides continue to agree that side 1 is the active side,
even though there are no failureswhen the pilot presses the button. Briefly stated, the source of the problem is the following:
• In most circumstances, if the system gets a manual selection request, this request will be ‘‘recorded’’, and the following
consecutive manual selection requests will be ignored.
• When some component is not fully available, the system cannot always obey the pilot’s desire to switch the active side.
However, even if the system cannot grant the manual switch request, it remembers that the manual switch was requested.
The path provided by Real-TimeMaude’smodel checker as a counterexample to the validity of the above LTL property shows
that the pilot makes a manual switch request when a side is not fully available (and hence the switch of active sides does
not take place). In the next round, all components are OK, and the pilot again requests a switch of active sides. But, this
last request is ignored, since the system registered that the pilot pressed the manual selection in the previous round. All
following consecutive manual requests will also be ignored.
It seems that the following property R3g is the strongest one that holds (except in the initialization phase) in our
specification. The property says that if the two sides are fully available and do not receive a manual switch request for
two consecutive rounds, and stay fully available and receive amanual switch request in the third round, then the active side
will switch instantaneously:
op R3g : -> Formula .
eq R3g = [] ( (~ manSelectPressed /\ agreeOnActiveSide /\ side 1 fullyAvailable
/\ side 2 fullyAvailable /\ (O noChangeAssumption))
-> ( (side 1 active
-> O O ( (manSelectPressed /\ side 1 fullyAvailable /\ side 2 fullyAvailable)
-> (side 2 active)))
/\ (side 2 active
-> O O ( (manSelectPressed /\ side 1 fullyAvailable /\ side 2 fullyAvailable)
-> (side 1 active))))) .
This property does not hold in the initialization phase, sowe start themodel checking of the above property in the second
state:
Maude> (red modelCheck(init, O R3g) .)
rewrites: 102216 in 834ms cpu (840ms real) (122521 rewrites/second)
result Bool : true
9.4.4. Requirement R4
If a side is failed the other side should become active.
As seen in Fig. 4, only the failed side gets the signal about its failure. A failed side signals the failure to the other side by
sending a ‘0’ value to the other side. Since this communication has a one-step delay, the best we can hope for is that the
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other side becomes active in the next state:
op R4 : -> Formula .
eq R4 = [] (((side 1 failed /\ ~ side 2 failed) -> O (~ side 2 failed -> side 2 active))
/\ ((side 2 failed /\ ~ side 1 failed) -> O (~ side 1 failed -> side 1 active))) .
This property holds in our model:
Maude> (red modelCheck(init, R4) .)
rewrites: 101597 in 825ms cpu (831ms real) (123055 rewrites/second)
result Bool : true
9.4.5. Requirement R5
The active side should not change unless the availability of a side changes, the failed status of a side changes, or manual
selection is selected by the pilot.
For active side 1, this property can be defined as follows. If side 1 is active, then it stays active forever, or until something
changes:
op R5side1 : -> Formula .
eq R5side1
= [] (((side 1 active /\ side 1 fullyAvailable /\ ~ manSelectPressed)
-> (side 1 active W (~ side 1 fullyAvailable \/ manSelectPressed)))
/\ ((side 1 active /\ ~ side 1 fullyAvailable /\ ~ side 2 fullyAvailable
/\ ~ manSelectPressed /\ ~ side 1 failed)
-> (side 1 active W
(side 1 fullyAvailable \/ side 2 fullyAvailable
\/ manSelectPressed \/ side 1 failed)))) .
This formula also model checks successfully:
Maude> (red modelCheck(init, R5side1) .)
rewrites: 101702 in 828ms cpu (831ms real) (122803 rewrites/second)
result Bool : true
Side 2 is trickier, since if side 2 is active, it might also be inactivated when side 1 wakes up from failure, without full
availability changing, or sides failing.Wemust thereforeweaken the property for side 2, to exclude stateswhere side 2 sends
‘2’ only because it is some error recovery state, and consider the property only for when side 2 is in state side2Active:
op s2InStateSide2Active : -> Prop [ctor] .
eq {CONF < side2 : Side2 | state : side2Active >} |= s2InStateSide2Active = true .
op R5side2X : -> Formula .
eq R5side2X
= [] (((s2InStateSide2Active /\ side 2 fullyAvailable
/\ ~ manSelectPressed /\ ~ side 1 failed)
-> (s2InStateSide2Active W
(~ side 2 fullyAvailable \/ manSelectPressed \/ side 1 failed)))
/\ ((s2InStateSide2Active /\ ~ side 2 fullyAvailable
/\ ~ side 1 fullyAvailable /\ ~ manSelectPressed
/\ ~ side 2 failed /\ ~ side 1 failed)
-> (s2InStateSide2Active W
(side 2 fullyAvailable \/ side 1 fullyAvailable
\/ manSelectPressed \/ side 2 failed \/ side 1 failed)))
/\ ((side 2 active /\ ~ manSelectPressed /\ ~ side 2 failed
/\ side 1 failed)
-> (side 2 active W
(manSelectPressed \/ side 2 failed \/ ~ side 1 failed)))) .
This property also model checks successfully in less than a second.
Maude> (red modelCheck(init, R5side2X) .)
rewrites: 102073 in 837ms cpu (845ms real) (121841 rewrites/second)
result Bool : true
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10. Related work
We first explain how this work is related to other work on PALS involving our colleagues at Rockwell-Collins and at UIUC
[22,2,33]. The PALS transformation itself and its optimal period, as well as the active standby example, are also presented in
[22,2,33]. Themain new contributions of the work presented here are the formal specification of PALS as a real-time rewrite
theory parameterized by the input synchronous ensemble and the performance bounds, the proof of correctness of such a
formal model, and themathematical justification of themethod bywhich the verification of temporal logic properties of the
DRTS thus obtained can be reduced to the verification of such properties on the typically much simpler synchronous model.
We refer to [22,2,33] for additional discussion on PALS and its engineering applications.
Generally speaking, distributed computation models are classified into: (i) synchronousmodels, which operate in a lock-
step fashion; and (ii) asynchronous ones, where there is no a priory bound on message delays. Our notion of an ensemble is
an automata-theoretic version of a synchronous model quite similar to other models such as, for example, the notion of a
synchronous system in [34], and the synchronousmodel of Mealymachines in [36], but with some differences. For example,
ensembles allow nondeterministic machines, whereas the Mealy model in [36] assumes deterministic ones; and ensembles
make explicit the notion of an external environment, which is important for embedded system applications, whereas in the
model in [34] an environment would typically be abstracted as another synchronous process.
The PALS pattern can then be understood as part of a broader body of work on so-called synchronizers, which allow
synchronous systems to be simulated by asynchronous ones. Very general synchronizers such as those in [3] place no a
priori bounds in message delays, so that physical time in the original synchronous system is simulated by logical time15 in
its asynchronous counterpart. More recent work has developed synchronizers for the Asynchronous Bounded Delay (ABD)
Network model [7,35], in which a bound can be given for the delay of any message transmission from any process to any
other process. PALS can then be understood as a synchronizer that also assumes the ABDmodel (plus clock synchronization)
as its infrastructure and furthermore provides real-time guarantees needed for embedded systems applications. The main
differences between the synchronizers in [7,35] and PALS can be summarized as follows:
(1) The work on PALS is motivated by the fact that clock synchronization is routinely used in distributed embedded
systems. PALS therefore assumes that a clock synchronization algorithm with a skew bound ϵ is running in the
underlying infrastructure. Instead, the synchronizers in [7,35,34] provide a clock synchronization algorithm as part of
the synchronizer itself.
(2) As a consequence of (1), in systems using the synchronizers in [7,35], the nodes are not closely synchronized in physical
time, so that, at the same global physical time, one node could be in its nth round while another node is in its kth round,
for any n, k ∈ N. Theremay therefore be no global physical time at which all nodes are in the same round. The fact that a
state s in the synchronous system may not have a corresponding ‘‘stable’’ state s′ in the asynchronous execution makes
it impossible to relate the temporal logic properties of the synchronous system and its asynchronous counterpart in
physical time, as we have done for PALS, although it would still be possible to relate them with a notion of logical time à
la Lamport. This lack of ‘‘physical time synchronization’’ is of course unsatisfactory for safety-critical and performance-
critical distributed embedded systems, such as avionics systems and motor vehicles, that have to satisfy hard real-time
requirements. In contrast, in PALS, at any moment in (global) physical time, each node is either in round i or in round
i+ 1, and in each round there are ‘‘stable’’ states in which all components are in the same round.
(3) There is also a period optimality result in [35] which has a similar counterpart in the PALS’s optimal period. However, as
explained in (2), the meaning of those results is different, with optimality in PALS ensuring synchrony in physical time
while this cannot be ensured by the synchronizer in [35].
The work by Tripakis et al. [36] provides formal models of synchrony and asynchrony which can be related to those
of PALS. As pointed out above, their synchronous model is one of interconnected deterministic Mealy machines. As in
the case of PALS, the work in [36] also deals with the problem of mapping a synchronous architecture consisting of a
synchronous interconnection of state machines to an asynchronous architecture. In their case, this is a loosely timed
triggered architecture, where processes communicate asynchronously and have local clocks that can advance at different
rates and where no clock synchronization is assumed. This mapping is achieved through an intermediate translation into
a Kahn-like dataflow network with bounded buffers. The main result in [36] is the preservation of streams and therefore
the correctness of the asynchronous architecture’s implementation of the original synchronous system. In some sense their
result shows the robustness of their mapping, since correctness is achieved in spite of unpredictable communication delays
and possibly different clock rates in the different processes. The main differences with this work, and with the PALS idea
more generally, is that, due to the quite minimal assumptions made on their asynchronous dataflow model, it does not
seem possible to give hard real time bounds for the behavior of the asynchronous system realization; and it seems also
problematic to deal with the freshness of environment data coming from sensors that must be responded to within specific
time bounds. Because our concern is with systems, such as avionics ones, whose distributed implementation must satisfy
15 That is, physical time in the original system is simulated by an assignment of logical clocks to processes in the style of [15], whose values need not
reflect physical time.
30 J. Meseguer, P.C. Ölveczky / Theoretical Computer Science 451 (2012) 1–37
hard real-time constraints just as stringent as those of the original synchronous systems they implement, the model in [36],
while very useful and flexible for correctness purposes, does not seem to fully meet the real-time needs of such systems.
PALS is also closely related, with some important differences, to time-triggered systems in the sense of Rushby [29], where
the goal is also to reduce an asynchronous real-time system to a simpler, synchronous one.More specifically, our PALSmodel
gives a detailed formal specification of the middleware to achieve a somewhat different notion of a time-triggered system,
forwhichwe prove correctness and time optimality results. In contrast, Rushby’smodel (as corrected by Pike for someminor
inconsistencies [26,27]) is more abstract, and does not specify a detailed middleware. Indeed, Theorem 1 in [29] (similar to
our Theorem 2) says that states of the synchronous system are identical to what we call stable states of the asynchronous
system.
One important difference between the work of Rushby (and Pike) and ours on PALS comes from the somewhat different
definitions of the respective synchronousmodels,whichhave significant repercussions in the behaviors of the corresponding
asynchronous models. In the synchronous model of [29,27], inspired by Lynch’s synchronous model [16], each round has
two phases: in the first phase, processors send messages based (only) on their current state (this phase is formalized by
a function msgp : statesp × out_nbrsp → msgs, for each processor p, in [29]); in the second phase, each node reads the
incoming messages and updates its state accordingly (formalized by a function transp : statesp × inputsp → statesp in [29]).
In contrast, our synchronous model only has one ‘‘phase’’ in each round: read incoming messages and update the state and
generate newmessages (formalized by the relation δM ⊆ (Di × S)× (S × Do)). This seemingly innocuous difference carries
over to the asynchronous timed models. In [29,27], after reading incoming messages, the system executes the transition,
and only after this execution phase is finished (and hence the new state is computed), are the newmessages created, which
are then sent into the network after an additional ‘‘backoff ’’ delay corresponding to our dlyout value. In PALS, the transition
execution time is ‘‘included’’ in the backoff delay in sending the newly generatedmessages into the network. For example, if
the execution timeα is greater than dlyout , there is no (additional) backoff delay until themessages are sent into the network.
Therefore, the smallest possible period of the asynchronous system of Rushby and Pike is typically significantly larger than
the optimal PALS period.
Another important difference between [29,27] and our work is that, to the best of our knowledge, our work is the
first to systematically study the equivalence of temporal logic properties between the synchronous system and the entire
asynchronous one, including non-stable states. In particular, we show that if the synchronous system is finite-state,
verification of properties in the real-time asynchronous system can be achieved by finite-state model checking of the
synchronous one. This does not seem possible in Rushby’s formalization as given, since it includes a round counter that
makes the synchronous system itself infinite-state. Furthermore, Rushby’s synchronous systems are deterministic – that is,
are given by output and transition functions msgp and transp – whereas we deal with systems that can be nondeterministic
both because of faults and because of inputs from an external environment. In fact, it is the nondeterminism allowed in our
synchronous model that eliminates the need for a round counter to indirectly express nondeterministic behaviors.
Yet another body of relatedwork is centered around theGlobally Synchronous Locally Asynchronous (GALS) Architecture,
e.g., [10,11,28]. The kinds of systems envisioned by the GALS approach are broader and more general than those that can be
naturallymodeledwith PALS, in the sense that GALS systemsmay bewidely distributed and itmay not be possible to enforce
or assume that allmessage communication delays are bounded, although such delaysmay be boundedwithin a synchronous
subdomain. For example, [10] consider in detail the formal verification of a GALS case study: a ground-plane communication
system where the ground and the plane can exchange files using a TFTP protocol that executes asynchronously over
unreliable UDP channels. Theirmodel of this systemencapsulates synchronous subdomains as automata transition functions
within different processes of the LOTOS process calculus. Within the GALS framework, several research efforts, including
[11,28], have studied the problem of correctly simulating a synchronous model as an asynchronous GALS model. In some
sense, their solutions have some similarities with the approach in [36]. For example, the work in [28] uses a concurrent
transition system formalism to define both synchronous and asynchronous compositions of synchronous systems linked by
FIFO channels, and studies conditions underwhich a synchronous systemcan thus be correctly simulated as an asynchronous
GALS system. Likewise, the work in [11] uses FIFO channels to connect several synchronous hardware circuits into a
GALS system that correctly simulates the lockstep synchronous behavior of the bigger circuit obtained by composing the
subcircuits. The main difference between these approaches and the PALS pattern is that no hard real-time guarantees can
be given for such GALS implementations.
The ABD Network model used by the synchronizers in [7,35] and by PALS is a very useful abstraction. However, this
abstraction places stringent demands on an actual network design that must guarantee such bounded time delivery of
messages in the physical world under some stringent model of possible failures. Furthermore, such a network must ensure
that clock skew is always bounded even in the presence of the failures assumed by the model. Therefore, an actual
implementation of the ABDmodel must of necessity deal with issues such as: (i) fault tolerance and consistency of message
transmission, by replicating network components and by providing appropriate middleware; and (ii) fault-tolerant clock
synchronization. These real-time and fault-tolerance requirements have stimulated the development of various network
architectures such as, e.g., [6,14,1,12,23,4]. In general, such network architectures are classified as either time-triggered, in
which all activities are triggered by clock pulses, and event-triggered, where events in the environment or in the processors
can trigger system activities [14].We refer to the excellent survey by Rushby [30] for a detailed discussion of several of these
network architectures, specifically [14,12,23,4], some of which are realized in commercial products used in actual airplane
or automotive systems, and have in some cases become standards, such as the ARINC standard based on [12]. The good news
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from the PALS point of view is that the ABD network assumptions made by PALS can indeed bemet by real network systems
under stringent fault models. Another piece of good news is that, as surveyed by Rushby in [31], some of these network
architectures, including advanced versions of [14], have been partially formally verified, further increasing the confidence
on their correct realization of the ABD network abstraction.
11. Conclusions and future work
This work has presented a formal specification of the PALS architectural pattern for obtaining correct-by-construction
distributed real-time systems from their synchronous designs under given performance assumptions on the underlying
infrastructure. Using the PALS formal model we have given proofs of correctness of PALS, and of optimality of the PALS
period; and we have based on such proofs a method to verify temporal logic properties of the DTRS so obtained by verifying
such properties on its much simpler synchronous design. We have also illustrated this method’s usefulness by means
of an avionics case study, which strongly suggests that the PALS transformation can make possible the model checking
verification of many DRTSs whose direct model checking verification is utterly unfeasible. We believe that PALS, as a
formalized architectural pattern that greatly reduces system complexity, can substantially increase system quality and can
greatly reduce the cost of design, verification, and implementation of distributed real-time systems; and also the cost of
certifying highly critical systems of this kind.
Several future developments would be highly desirable. First, both the synchronous composition of a machine ensemble
and the PALS transformation itself should be automatedwithinMaude and Real-TimeMaude as parameterized specification
transformations. A first prototype of a parameterized specification transformation in Maude for the synchronous
composition of a machine ensemble is reported in [13], but this should be made more flexible to support, for example,
object-based ensemble specifications. Second, since the formal executable specifications of the wrappers used to build PALS
as a collection of wrapped abstract machines communicating through message passing are executable, they can be used as
a basis on which correct-by-construction PALS implementations could be developed by code generation from synchronous
implementations. Such code generation schemes should be formally verified, based on a rewriting logic semantics of the
programming language of the target code.
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Appendix. Proofs of lemmas and theorems
This appendix presents some lemmas used to prove some key theorems, aswell as proofs of those theoremswhose proofs
have been omitted from the body of the paper.
Lemma 1. Let a timer in an object have value q at global time t0. Then, the timer expires at some global time in the interval
(q+ c(t0)− ϵ, q+ c(t0)+ ϵ) for c the local ϵ-drift clock function of the object.
Proof. Some helpful lemmas, such as that the effect of two applications of the functiondelta equals one delta application
for the sum of the time advances, etc., are proved below.
At global time t , the timer has the value q monus (c(t)− c(t0)) if everything is done using one application of the delta
function, which we will argue below in Lemma 2 can be assumed. The timer will expire the first time that the above value
reaches 0. This happens at the first global time t1 when c(t1) − c(t0) ≥ q, which is the same as c(t1) ≥ q + c(t0). This
happens at time t1 when c(t1) = q+ c(t0), since the case when c(t1) > q+ c(t0) and there is no t ′ < t1 such that the timer
expires at time t ′ is excluded by our assumption of continuous clock functions. By definition of drift functions, t1 is in the
global time interval (c(t1)− ϵ, c(t1)+ ϵ), which equals the desired interval (q+ c(t0)− ϵ, q+ c(t0)+ ϵ). 
In the above proof, we reasoned about the expiration of a timer given that the tick rule and the delta function are only
applied once.We notice that the timer value is only changed by either the tick rule, or when the timer expires. The following
shows that we can contract multiple tick steps into one for the sake of reasoning about timers:
Lemma 2. For any object in state o, we have
delta(delta(o, t0,∆), t0 +∆,∆′) = delta(o, t0,∆+∆′)
for any time values t0,∆,∆′.
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Proof. The proof of this lemma follows directly from the equations defining the semantics of the delta function in
Section 6.5. Mathematically, this just follows from the general fact that those equations imply that delta is in essence
an action of the additive monoid of time (R≥0,+, 0) over the configurations of objects and messages. The details are left to
the reader. 
Lemma 3. The roundTimer for each object expires somewhere in the global time interval (i · T − ϵ, i · T + ϵ) for all i ∈ N,
from any initial state of the form assumed in Section 6.6.
Proof. In the initial state, the value of roundTimer for object j is T − cj(T − ϵ), and the local clock is cj(T − ϵ). It follows
directly from Lemma 1 that the timer expires somewhere in the global time interval (T − ϵ, T + ϵ). In addition, it follows
trivially that the local clock is equal to T .
Assume that at the time when the roundTimer first expires, the local clock is T . In the rules applyTrans, the
roundTimer is reset to T . The sum of the local clock and the newly set timer is therefore 2 · T , and the timer will therefore
expire the next time sometime in the global time interval (2T − ϵ, 2T + ϵ) according to Lemma 1. This reasoning can be
replicated for any round i. 
Lemma 4. The outputBackoffTimer of each object in states reachable from the initial states of the given form expires
somewhere in the global time interval ((i · T ) + (2ϵ monus µmin) − ϵ, (i · T ) + (2ϵ monus µmin) + ϵ) for each i ∈ N
with i ≥ 1.
Proof. In the initial state, the outputBackoffTimers are turned off. This timer is set by the rule applyTrans and, for
the environment, by rule consumeInputAndGenerateOutput, when the roundTimer expires. As shown in the proof of
Lemma 3, the local clock is T the first time this happens. In these rules, the outputBackoffTimer is set to 2ϵ monus µmin.
We need to consider two cases: (1) 2ϵ ≤ µmin, and (2) 2ϵ > µmin. In case (1), the outputBackoffTimer expires when it is
set, which according to Lemma 3 takes place in the global time interval (i · T − ϵ, i · T + ϵ), which equals the time interval in
Lemma 4 when 2ϵ ≤ µmin. In case (2), the outputBackoffTimer is also set to 0, but the desired time interval in Lemma 4
is now ((i · T )+ (2ϵ−µmin)− ϵ, (i · T )+ (2ϵ−µmin)+ ϵ). According to Lemma 1, the timer expires after time T − ϵ, which
is later than or equal to the lower bound T + (2ϵ − µmin) − ϵ in Lemma 4. The upper bound T + (2ϵ − µmin) + ϵ follows
from Lemma 3, since the timer expires before time T + ϵ, and we have assumed that in case (2) that (2ϵ−µmin) > 0. Again,
this reasoning can be replicated for any round i. 
Remark. The above lemmas should be understood as safety and not as liveness guarantees. That is, if time advances at all
that far, then the timers expire in the given intervals.
Lemma 5. Messages are sent from the output buffers in the global time interval (iT − ϵ + max(2ϵ − µmin, αmin), iT + ϵ +
max(2ϵ − µmin, αmax)) during round each round i ≥ 1.
Proof. Messages are only generated into the output buffers when the roundTimers expire. Then, the
outputBackoffTimers are set, and expire within the time intervals given in Lemma 4. At the same time (that is, when the
roundTimer expires), the execution delay is set to somewhere between αmin and αmax. Messages are only sent when the
output backoff timer has expired and when the execution delay has elapsed. Furthermore, we see that the backoff timer is
only turned off when it has expired (that is, when it has value 0). From Lemma 4, the backoff timer expires strictly later than
global time iT − ϵ + (2ϵ monus µmin); furthermore, since the roundTimer expires strictly later than global time iT − ϵ,
the execution delay ends strictly later than at global time iT − ϵ+αmin, together giving the lower bound in the lemma, since
max(2ϵ monus µmin, αmax) = max(2ϵ − µmin, αmax) since αmax ≥ 0. As for the upper bound, the roundTimer expires
before time iT + ϵ, and hence the messages are ready to be sent before global time iT + ϵ + αmax. Likewise, the backoff
expires before time iT + ϵ + (2ϵ monus µmin), together giving the upper bound. 
Lemma 6. The messages sent into the configuration in round i will be received at times within the global time interval (i · T +
ϵ, (i+ 1) · T − ϵ).
Proof. As shown in Lemma 5, eachmessage is sent out in round i somewhere in the global time interval (iT −ϵ+max(2ϵ−
µmin), iT + ϵ + max(2ϵ − µmin, αmax)), and is given a delay between µmin and µmax. We see that the remaining delay
of a message decreases by the same amount that global time advances, and that mte(m) = 0 for an undelayed message
(which by the identity attribute of the message delay operator is the same as a message with delay 0) implies that the
message must be received when its delay reaches 0 ‘‘for the first time’’. Therefore, each of these messages is created in the
interval (iT − ϵ+max(2ϵ−µmin, αmin), iT + ϵ+max(2ϵ−µmin, αmax)) and is received at some time in the global interval
(iT − ϵ +max(2ϵ − µmin, αmin)+ µmin, iT + ϵ +max(2ϵ − µmin, αmax)+ µmax).
To prove the lemma, we must therefore show
(1) (i · T )+ ϵ ≤ iT − ϵ +max(2ϵ − µmin, αmin)+ µmin and
(2) iT + ϵ +max(2ϵ − µmin, αmax)+ µmax ≤ ((i+ 1) · T )− ϵ.
Requirement (1) follows by arithmetic. The upper time limit requirement 2 reduces to proving ϵ+max(2ϵ−µmin, αmax)+
µmax ≤ T − ϵ, which follows from the global requirement that T ≥ µmax + 2ϵ +max(2ϵ − µmin, αmax). 
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These theorems, together with a trivial inspection of the rules and the well-known timed behavior, together prove the
time line described in Section 5.3:
Lemma 7. For all time diverging paths from the given initial states inA(E,Γ ), the behaviors have the following time line for all
i ∈ N:
• at times in the global time interval (iT − ϵ, iT + ϵ) the roundTimers expire, all input buffers are read, and transitions
corresponding to transitions in the synchronous system are applied. The resulting states and output messages (stored
in the output buffers) are undelayed before global time iT + ϵ + α, and the backoff timer expires before global time
iT + ϵ + (2ϵ monus µmin), ensuring that all these messages are sent to the global configuration in the global time
interval (iT − ϵ + max(2ϵ − µmin, αmin), iT + ϵ + max(2ϵ − µmin, αmax)); furthermore, also the messages generated
nondeterministically by the environment are sent into the global configuration in this interval;
• these messages are received at times within the global time interval (i · T + ϵ, (i+ 1) · T − ϵ), ensuring that all messages are
received and stored in the respective input buffers before global time (i+ 1) · T − ϵ;
• a new round therefore begins at times in the global time interval ((i+ 1) · T − ϵ, (i+ 1) · T + ϵ): the roundTimers expire,
all input buffers are read, and the transitions corresponding to those in the synchronous system are applied, and so on.
The above lemma defines the behaviors from the given initial states, and are crucial in the proof of the following:
Lemma 8. Let {C ; t} −→st {C ′ ; t ′} be a transition in Stable(A(E,Γ )) for a machine ensemble E . Then there is a transition
(s⃗, i⃗) −→E (s⃗′, i⃗′) such that sync({C ; t}) = (s⃗, i⃗) and sync({C ′ ; t ′}) = (s⃗′, i⃗′).
Proof (Sketch). Since {C; t} is the source of a stable transition, it is reachable from an initial state in A(E,Γ ); therefore,
its local clocks and timers have appropriate values. Furthermore, since C is a stable configuration, all its input buffers are
full, all the output buffers are empty, and there are no (delayed or undelayed) messages in C outside of these buffers.
In addition, the backoff timers are turned off. It is easy to see by inspecting the rules that only the tick rule, the rule
applyTrans, or the rule consumeInputAndGenerateOutput can be applied. Repeated applications of the tick rule
leave us in stable states, until eventually the roundTimers start expiring. At these times, the rules applyTrans and
consumeInputAndGenerateOutput generate new messages and delayed states, and by the above time line, all these
messageswill reach the input buffers before the roundTimers expire, hencewe have reached a new stable state C ′when all
input buffers are full, but before transitions for the ‘‘next’’ round are applied. The fact that the transitions are total relations
ensure that the applyTrans rules can always be applied when the roundTimers expire and the input buffers are full;
likewise, since the environment constraint is assumed to be satisfiable, the rule consumeInputAndGenerateOutput is
enabled when the timer expires.
The above reasoning shows that froma stable state {C ; t}wecan always reach another stable state {C ′ ; t ′}by a transition
{C ; t} −→st {C ′ ; t ′}.
Assume that sync({C; t}) = ((s⃗, (d⃗1, . . . , d⃗|J|)), e⃗). It is easy to see, and is argued above, that in the rewrite path from a
stable state to the next, each object must have executed rule applyTrans exactly once, and that the environment object
has executed the rule consumeInputAndGenerateOutput exactly once. Furthermore, when applyTrans is applied,
the messages in the object’s input buffer are the same as in C .
Consider an application of the rule applyTrans for object l. Now, inl(e⃗, (d⃗1, . . . , d⃗|J|)) equals vecl(Bl) for the input buffer
Bl of object l in C . Let s′l be the new state and let d⃗
′′
l be the generated output in applyTrans. That is,
((inl(e⃗, (d⃗1, . . . , d⃗|J|)), sl), (s′l, d⃗′′l )) ∈ δMl .
Likewise, let the environment generate the newmessages e⃗′. In the rewrite path to the stable state C ′, these messages arrive
at their respective input buffers. It is then follows from the definition of sync that sync({C ′; t ′}) = ((s⃗′, (d⃗′1, . . . , d⃗′|J|)), e⃗′),
where d⃗′i = fouti(d⃗′′i ).
Now, we must show that each such stable transition {C ; t} −→st {C ′ ; t ′} corresponds to a transition sync({C ; t})
−→E sync({C ′ ; t ′}) in E . Then, we must prove that
((s⃗, (d⃗1, . . . , d⃗|J|)), e⃗) −→E ((s⃗′, (d⃗′1, . . . , d⃗′|J|)), e⃗′).
That is,
(1) there exists an output o⃗ to the environment such that
((e⃗, (s⃗, (d⃗1, . . . , d⃗|J|))), ((s⃗′, (d⃗′1, . . . , d⃗
′
|J|)), o⃗)) ∈ δE , and
(2) ce(e⃗′).
The second requirement is immediate, as the rule consumeInputAndGenerateOutput only generates input from the
environment that satisfies ce.
The first requirement follows directly from the definition of δE , where o⃗ is given in the obvious way by oi = (d′′l )k if
src(e, i) = (l, k). 
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Lemma 9. Let ((s⃗, (d⃗1, . . . , d⃗|J|)), e⃗) −→E ((s⃗′, (d⃗′1, . . . , d⃗′|J|)), e⃗′) be a transition in ME for a machine ensemble E . Then, for
all reachable stable states {C ; t} such that sync({C ; t}) = ((s⃗, (d⃗1, . . . , d⃗|J|)), e⃗), there exists a stable state {C ′ ; t ′} such that
sync({C ′ ; t ′}) = ((s⃗′, (d⃗′1, . . . , d⃗′|J|)), e⃗′) and {C ; t} −→st {C ′ ; t ′}.
Proof (Sketch). The new environment output e⃗′ can be generated by the environment object as long as it as valid output.
For any stable state {C : t}whose feedback wire states and internal states define (s⃗, (d⃗1, . . . , d⃗|J|)), the time-line reasoning
then implies that these messages will all be read in the correct time interval, and the next feedback states will be generated.
The remaining details are left to the reader. 
Next, we prove that time-diverging paths from the appropriate initial states can be composed into sequences of stable
transitions:
Lemma 10. Let E be a synchronous machine ensemble, and let {Ci; ti} be a stable state reachable from an initial state according
to the definition of initial states in Section 6.6. Then, any time-diverging path
π : {Ci; ti} −→ {Ci+1; ti+1} −→ {Ci+2; ti+2} −→ · · ·
in TDPaths(A(E,Γ )){Ci;ti} can be composed into an infinite sequence
{Ci; ti} −→st {Ci+k1; ti+k1} −→st {Ci+k2; ti+k2} −→st · · ·
of stable transitions.
That is, there is a strictly monotonic function γπ : N → N with γπ (0) = 0 such that for each j ≥ 0, the rewrite sequence
π(γπ (j)) −→ π(γπ (j)+ 1) −→ · · · −→ π(γπ (j+ 1)) corresponds to a stable transition π(γπ (j)) −→st π(γπ (j+ 1)).
Proof. This lemma follows directly from Lemma 7, since ‘‘all messages are received and stored in the respective input
buffer’’, in addition to the fact thatmessageswere sent from the output buffer earlier in the period (the first item in Lemma7),
characterizes the stable states. The function γπ is then defined as follows:
• γπ (0) = 0,
• γπ (1) = k, for the k in the path π of the above form such that {Ci; ti} −→st {Ci+k; ti+k} is a stable transition, and
• for all j ≥ 1, γπ (j+ 1) = γπ (1)+ γπγπ (1)(j). 
Finally, we below restate Theorems 1 and 4, and present their respective proofs.
Theorem 1. Let {C0; t0} be an initial stable state inA(E,Γ ). Then, any finite rewrite sequence
{C0; t0} −→ {C1; t1} −→ {C2; t2} −→ · · · −→ {Cn; tn}
inA(E,Γ ) can be extended into a time-diverging path in TDPaths(A(E,Γ )){C0;t0}.
Proof. The tick rules applies to all configurations and can advance time as much as allowed by the function mte. The
function mte is defined to be the smallest time until some timer expires or a message becomes ripe. Lemmas 3 and
4 state that the timers always expire somewhere in the respective global time intervals (i · T − ϵ, i · T + ϵ) and
((i · T )+ (2ϵ monus µmin)− ϵ, (i · T )+ (2ϵ monus µmin)+ ϵ) for each i ∈ Nwith i ≥ 1. Since T > 0, timers cannot force
Zeno behaviors if they are reset whenever they expire.
Consider the expiration of a roundTimer. The appropriate rule applyTrans applies to such an object if (i) its local state
is not delayed, (ii) the input buffer is full, and (iii) there is a transition in the corresponding synchronous machine from the
current state and input. Condition (iii) follows from (i), (ii), and the fact that the transition relation for each synchronous
machine is a total relation. Condition (i) is also fairly trivial, since the delay on the state component is always set to a value
less than or equal to αmax, and is only set in the applyTrans rules. By the equation for delta, the state delay is reduced
according to the elapsed time, and when the delay is 0, then we get an undelayed state, since the state delay operator is
declared to have right identity 0. Since the roundTimer expires at times (i · T − ϵ, i · T + ϵ), then the state component
will be ‘‘undelayed’’ before time i · T + ϵ + αmax, which is before the next time interval ((i + 1) · T − ϵ, (i + 1) · T + ϵ)
(because T ≥ 2ϵ + αmax) when the applyTrans rule can be applied in the next round. We must finally show (ii), that the
input buffers are full whenever the timers expire. This can be proved by mutual induction, also taking the application of the
sending rules into account. More informally, in the initial state, the input buffers are full, and messages do not disappear
from the input buffer, except when rule applyTrans is applied. Then all the outputmessages are generated, and, as argued
below, will be sent out into the configuration in due time. By Lemma 7, messages generated in round iwill be received after
the roundTimer for the round has expired, and are hence saved until the roundTimer expires for the next round, at which
time the input buffers are therefore full.
The rules applyTrans do not apply to environment objects; instead, when the environment object’s roundTimer
expires, the rule consumeInputAndGenerateOutput can always be applied.
Now, consider another possible source for deadlock: the ‘‘timer’’ on the outgoing messages. This causes no problems,
since when it becomes zero, then this timer is removed in rule transitionFinished if the backoff timer is still turned
on, and in (multiple applications of) rule outputMsg2when the backoff timer is turned off.
J. Meseguer, P.C. Ölveczky / Theoretical Computer Science 451 (2012) 1–37 35
A third possible source for a time block is the output backoff timer. Again, such a timer does not cause any problems,
since it is turned off in (repeated applications of) rule outputMsg1 if the output messages have been generated, and in rule
turnOffOutTimer if the output is still delayed.
Finally, time advance is blocked when a ripe message is in the outermost level of the configuration; that is, traveling
between two nodes. As already explained, this causes no problems, since the rule receiveMsg is always applicable when
there is a message in the system. 
Theorem 4. Given a formula ϕ ∈ CTL∗(AP), and assuming that a new state predicate stable ∉ AP characterizing stable states
has been defined, then there is a formula ϕstable ∈ CTL∗ \{⃝}(AP∪{stable}) (qualifying ϕ such that it is restricted to stable states)
defined recursively as follows:
astable = a, for a ∈ AP
(¬ϕ)stable = ¬ (ϕstable)
(ϕ1 ∧ ϕ2)stable = ϕ1stable ∧ ϕ2stable
(ϕ1 U ϕ2)stable = (stable → ϕ1stable) U (stable ∧ ϕ2stable)
(⃝ϕ)stable = stable U (¬stable ∧ (¬stable U (stable ∧ ϕstable)))
(∀ ϕ)stable = ∀ ϕstable
such that for each stable state s inA(E,Γ ) reachable from initial states defined in Section 6.6, we have
(A(E,Γ ), L′), s |= ϕstable ⇐⇒ (Ece , L), sync(s) |= ϕ,
where CTL∗\{⃝}(AP ∪{stable}) formulas are interpreted in (A(E,Γ ), L′) under the time-diverging path semantics, and where
L′ : TA(E,Γ )GlobalSystem → P (AP ∪ {stable}) is a labeling function satisfying L′(s) = L(sync(s))∪ {stable}when s is a stable state,
and stable ∉ L′(s) otherwise.
Proof. We prove simultaneously that for all reachable stable states s ∈ TA(E,Γ )GlobalSystem and for all time-diverging paths
π ∈ TDPaths(A(E,Γ ))s,
(A(E,Γ ), L′), s |= ϕstable ⇐⇒ (Ece , L), sync(s) |= ϕ
holds for all state formulas ϕ and
(A(E,Γ ), L′), π |= ϕstable ⇐⇒ (Ece , L), sync(π) |= ϕ
holds for all path formulas ϕ, by induction on the structure of ϕ, where the projection functions sync : TDPaths(A(E,Γ ))s →
Paths(Ece)sync(s) relating infinite paths in A(E,Γ ) and Ece are defined in the obvious way, by sync(π)(i) = sync(π(γπ (i)))
for γπ the function in Lemma 10. The fact that we only consider time-diverging paths (remember from Theorem 1 that
any finite computation inA(E,Γ ), starting in a suitable initial state, can be extended into an infinite time-diverging path)
ensures that an infinite path in TDPaths(A(E,Γ ))s indeed maps to an infinite path in Paths(Ece)sync(s).
Notation. In this proof, wewrite s |= φ for (A(E,Γ ), L′), s |= φ and sync(s) |= ϕ for (Ece , L), sync(s) |= ϕ when the context
is obvious. Likewise, we write π |= φ for (A(E,Γ ), L′), π |= φ and sync(π) |= ϕ for (Ece , L), sync(π) |= ϕ.
We first prove the equivalence for all stable states:
• ϕ = a for a ∈ AP: We must prove s |= a ⇐⇒ sync(s) |= a, which is immediate, since s is stable, and therefore
a ∈ L′(s)⇐⇒ a ∈ L(sync(s)).
• ϕ = ¬ϕ′: Must prove s |= ¬ϕ′ ⇐⇒ sync(s) |= ¬ϕ′. The induction hypothesis gives s |= ϕ′stable ⇐⇒ sync(s) |= ϕ′,
from which the desired conclusion follows since
s |= ¬ϕ′stable ⇐⇒ s |̸= ϕ′stable I.H.⇐⇒ sync(s) |̸= ϕ′ ⇐⇒ sync(s) |= ¬ϕ′.
• ϕ = ϕ1 ∧ ϕ2: Follows directly from the induction hypotheses (for both ϕ1 and ϕ2) and the definition of the satisfaction
relation.
• ϕ = ∀ ϕ′: We must prove that s |= ∀ ϕ′stable ⇐⇒ sync(s) |= ∀ ϕ′. That is, we must prove that π |= ϕ′stable holds for
all π ∈ TDPaths(A(E,Γ ))s if and only if ρ |= ϕ for all paths ρ ∈ Paths(Ece)sync(s). From the induction hypothesis, we
can assume that, for all π ∈ TDPaths(A(E,Γ ))s, π |= ϕ′stable if and only if sync(π) |= ϕ′. The desired conclusion follows
if sync is a surjective function from TDPaths(A(E,Γ ))s to Paths(Ece)sync(s), since then all paths in Paths(Ece)sync(s) are of
the form sync(π) for some π ∈ TDPaths(A(E,Γ ))s. That sync is indeed a surjective function from TDPaths(A(E,Γ ))s to
Paths(Ece)sync(s) for a reachable stable states s follows from Theorem 2, and from the fact that each stable transition is a
sequence of rewrite steps.
We now prove the equivalence for all paths from stable states:
• ϕ = ¬ϕ′: We must prove π |= ¬ϕ′stable ⇐⇒ sync(π) |= ¬ϕ′, given the induction hypothesis π |= ϕ′stable ⇐⇒
sync(π) |= ϕ′. The desired conclusion follows trivially:
π |= ¬ϕ′stable ⇐⇒ π |̸= ϕ′stable I.H.⇐⇒ sync(π) |̸= ϕ′ ⇐⇒ sync(π) |= ¬ϕ′.
• ϕ = ϕ′ ∧ ϕ′′: Equally straight-forward.
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• ϕ = ϕ′ U ϕ′′: Wemust prove that π |= (stable → ϕ′stable)U (stable∧ϕ′′stable) if and only if sync(π) |= ϕ′ U ϕ′′. As induction
hypotheses we can assume π ′ |= ϕ′stable if and only if sync(π ′) |= ϕ′ (and likewise for ϕ′′) for all paths π ′ starting in a
reachable stable state.
An important consequence of the induction hypotheses is that if π(k) and π(k′) are neighboring stable states in π ;
that is, if there is no unstable state between π(k′) and π(k) in π , then π k |= ϕ′stable ⇐⇒ π k′ |= ϕ′stable (and the same
for ϕ′′stable). This is because the paths sync(π k) and sync(π k
′
) are the same (this is immediate), and both start in reachable
stable states π(k) and π(k′). We therefore have
π k
′ |= ϕ′stable I.H.⇐⇒ sync(π k
′
) |= ϕ′ ⇐⇒ sync(π k) |= ϕ′ I.H.⇐⇒ π k |= ϕ′stable.
Assume that π |= (stable → ϕ′stable)U (stable∧ϕ′′stable) holds. Then there is a smallest k such that π k |= (stable∧ϕ′′stable)
holds, and for i < k, π i |= (stable → ϕ′stable). Since stable only holds for stable states, the assumption that k is smallest,
together with the above property for neighboring stable states, mean that either k = 0, or π(k − 1) is unstable.
Furthermore, there is a j such that γπ (j) = k, and hence sync(π k) = (sync(π))j. Since π(k) is a stable state, π k is
a path starting in a reachable stable state, and it therefore follows from the induction hypothesis that π k |= ϕ′′stable
if and only if (sync(π))j |= ϕ′′. Hence (sync(π))j satisfies ϕ′′. Furthermore, since we assume that π |= (stable →
ϕ′stable) U (stable∧ ϕ′′stable), we have π i |= (stable → ϕ′stable) for each 0 ≤ i < k. In particular, let 0 = i0 < · · · < im < k be
the indices such that γπ (il) = l. We then have πγπ (il) |= (stable → ϕ′stable) for each il. All these π(γπ (il)) states are stable
states, and hence we have πγπ (il) |= ϕ′stable for each il. By the induction hypothesis, it follows that sync(π il) |= ϕ′ for each
of these il. Since by definition (sync(π))l = sync(πγπ (l)), we have (sync(π))l |= ϕ′ for 0 ≤ l < j, and therefore, we have
that sync(π) |= ϕ′ U ϕ′′.
Conversely, let us prove that sync(π) |= ϕ′ U ϕ′′ implies π |= (stable → ϕ′stable)U (stable∧ ϕ′′stable). Therefore, there is
a k such that (sync(π))k satisfies ϕ′′, and for all j < k, (sync(π))j satisfies ϕ′. Then, π(γπ (k)) is stable and satisfies ϕ′′stable
by the induction hypothesis; thereforeπγπ (k) |= stable∧ϕ′′stable. Furthermore, allπ0, πγπ (1), . . . , πγπ (k−1) satisfy ϕ′stable by
the induction hypothesis, and therefore the implication stable → ϕ′stable. For all the other paths π l for l < γπ (k); if they
start in an unstable state, (stable → ϕ′stable) obviously holds; otherwise, if they start in a ‘‘non-γπ ’’ stable state, it follows
from the above facts about paths starting in neighboring stable states that they satisfy the same property as the other
stable states surrounding them, including the ‘‘corresponding’’ γπ -state. Therefore, all the ‘‘non-γπ ’’-starting paths π k
′
,
for k′ < γπ (k), starting from a stable state satisfy ϕ′stable. Hence, we have that π |= (stable → ϕ′stable) U (stable ∧ ϕ′′stable).• ϕ = ⃝ ϕ′: We must prove that π |= stable U (¬stable ∧ (¬stable U (stable ∧ ϕ′stable))) if and only if sync(π) |= ⃝ ϕ′,
assuming the induction hypotheses that π ′ |= ϕ′stable if and only if sync(π ′) |= ϕ′ for all paths π ′ starting in a reachable
stable state.
We first prove the property
sync(πγπ (1)) = (sync(π))1
by proving that for all i ≥ 0,
sync(πγπ (1))(i) = (sync(π))1(i).
The left-hand side sync(πγπ (1))(i) equals sync(πγπ (1)(γπγπ (1)(i))) (by the definition of sync on paths), which equals
sync(π(γπ (1) + γπγπ (1)(i))) by the property π j(k) = π(j + k) of paths, which again equals sync(π(γπ (i + 1))) by
the definition of γπ in the proof of Lemma 10. The right-hand side (sync(π))1(i) equals sync(π)(i + 1) by properties of
paths, which equals the desired sync(π(γπ (i+ 1))) by the definition of sync.
For themain property, thatπ |= stableU (¬stable∧(¬stableU (stable∧ϕ′stable))) if and only if sync(π) |= ⃝ϕ′, consider
the pathπ . Since it starts in a stable state, stable holds initially. By Lemma 10 and the definition of stable transitions,π(0)
is followed by zero or more stable states, which are then followed by one or more unstable states (where¬stable holds),
which are again followed by the stable state π(γπ (1)). Therefore, π |= stableU (¬stable∧ (¬stableU (stable∧ϕ′stable))) if
and only if πγπ (1) |= ϕ′stable. By the induction hypotheses, since π(γπ (1)) is a reachable stable state, πγπ (1) |= ϕ′stable if and
only if sync(πγπ (1)) |= ϕ′. We have proved above that sync(πγπ (1)) = (sync(π))1. Therefore, π |= stable U (¬stable ∧
(¬stable U (stable ∧ ϕ′stable))) if and only if sync(πγπ (1)) |= ϕ′ if and only if (sync(π))1 |= ϕ′, which by the definition of
the next operator holds if and only if sync(π) |= ⃝ϕ′.
• ϕ = ∀ ϕ′: We must show that π |= ∀ ϕ′stable ⇐⇒ sync(π) |= ∀ ϕ′. By the definition of the satisfaction relation for
CTL∗, this amounts to proving π(0) |= ∀ ϕ′stable ⇐⇒ sync(π)(0) |= ∀ ϕ′. Since sync(π)(0) = sync(π(γπ (0))), and γπ (0)
always equals 0, this amounts to proving π(0) |= ∀ϕ′stable ⇐⇒ sync(π(0)) |= ∀ϕ′, which was already done in the above
inductive proof of state formulas, since π(0) is a reachable stable state. 
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